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As the transistor gate length continues to shrink to keep up with 
Moore’s Law, there have been additional challenges faced by analog designers 
as both voltage headroom and device gain are sacrificed at the expense of 
speed and power. Digitally-assisted analog/RF circuit design has proved an 
effective work around as digital correction has given some freedom to analog 
designers. This in turn gives rise to a demand for area-efficient embedded high 
resolution digital-to-analog converters (DAC) to apply digital correction to the 
analog domain. Examples of such systems exist in the literature where DACs 
are employed for digitally-controlled oscillator (DCO) or quantization noise 
cancellation within fractional-N synthesizer.  
To cater for the above foreseeable demand in compact high resolution 
DACs, a 12-bit segmented current-steering DAC fabricated in 65nm CMOS is 
presented.  Incorporated in the DAC is a calibration technique using a 
statistical grouping method where small unit current cells with similar but 
opposite variations are combined to form MSB unary-decoded current cells.  
This will result in much smaller unary current cell variations achievable for a 
given transistor area with improved INL and DNL. While statistical grouping 
method has been addressed by other authors in the literature, this work aims to 
provide a solution that is practical for large arrays of elements and focuses on 
the physical implementation of the solution. An offset insensitive calibration 
method is also proposed to improve the performance.  Through the proposed 
technique, the unary current source core area has been reduced significantly 
and given rise to the small reported DAC active area of 0.29mm
2
 while 
achieving INL of 0.7LSB, clearly demonstrating an improvement in unary 
current cells matching. Sampling at 50MS/s, the measured SFDR is 81dB with 
input signal frequency of 500 kHz.  Due to its digitally intensive nature, the 
proposed architecture also has the highest reported normalized digital-to-
analog area ratio of 1.79 which will provide further benefit in terms of area 
reduction with future technology scaling. The prototype consumes a total 
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CHAPTER 1  INTRODUCTION 
1.1  Background 
Digital-to-Analog converters (DAC) are key building blocks in many 
mixed-signal system-on-chip (SoC) designs. They are responsible for 
providing the interface between the digital and the analog domains within the 
chip as well as interfacing the system to the real world. Fig. 1.1 illustrates the 
basic fundamental operation of a DAC where a stream of digital inputs is 
reconstructed to a piecewise constant output analog signal. The output of the 














Figure 1.1. Output of ideal DAC without reconstruction filter 
 
There are many existing DAC architectures, the Resistor String DAC, 
the R-2R Ladder and the Charge-Scaling DAC to name a few but recently the 
current-steering DAC has stood out as the architecture of choice as it offers 
numerous advantages over competing architectures. Current-steering DACs 
are intrinsically faster and more linear. Moreover, they offer the added benefit 
of being easily integrated in digital CMOS technologies resulting in 
considerable cost reductions. 
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One of the key considerations when building high resolution (typically 
more than 12 bits) current-steering DACs is the relative matching accuracy 
between the different current sources. The current sources relative matching 
accuracy severely affects the DAC output linearity. Conventionally this is 
addressed by building the DAC using current sources with a large area. As 
documented in [1], the relative mismatch between a MOS transistor pair is 
inversely proportional to A where A represents the active area of the 
transistor. For high resolution DACs, the overall active area of the DAC 
quickly grows to several millimeters.  
 
1.2  Motivation and application 
Technology scaling has been the main driver for CMOS technology to 
keep up with Moore’s prediction on feature integration. This constant scaling 
has largely benefited the digital circuit design domain mainly by reducing gate 
delays, increasing the transistor density while at the same time reducing the 
power consumption. Paradoxically, this technology scaling has brought about 
new challenges in the analog design sphere. As the scaling is accompanied 
with a reduction in supply voltage, analog designers have had to work with 
limited voltage headroom for their designs. Moreover there has been a 
considerable drop in the intrinsic gain of the devices thus rendering analog 
circuit design more challenging as technology advances. 
In order to work around the new challenges, digitally assisted 
analog/RF circuits have been more and more routinely used. This allows for 
some stringent analog/ RF design specifications to be relaxed and for the 
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resulting error to be digitally corrected. Example of such systems can be found 
in references [2] and [3] where high-resolution digital-to-analog converters 
(DAC) are employed for digitally controlled oscillator (DCO) and 
quantization noise cancellation within fractional-N synthesizer respectively. In 
both cited examples, high resolution DAC (12 bits for [2] and 14 bits for [3]) 
are required to achieve the desired frequency resolution. Figures 1.2 and 1.3 
illustrate the usage of such DACs in the systems. In Fig. 1.2, the DAC is used 
to implement a DCO where phase error detection signals are fed to the DAC to 
control a relaxation oscillator to implement an accurate frequency reference. 
In the Fig 1.3, digital modulation signals are converted to analog voltage by 
the DAC before being fed to the Vtune2 port of the oscillator. For these two 
illustrated digitally assisted circuits, high-resolution monotonic DACs with 
very good static performance are key enablers. The dynamic performance 
requirement for such applications is not very stringent as the required 










Figure 1.2. Illustration of the usage of the DAC for the implementation of 
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Figure 1.3. Illustration of the usage of current-steering DAC in 
quantization noise cancellation within fractional-N synthesizer 
respectively 
 
The embedded DAC proposed in this work is also suitable for various 
mixed signal SOCs where high resolution low speed DACs are used for 
thresholds levels applications as part of a digital calibration scheme. [4] is a 
good example where an embedded DAC is used in the calibration of an ADC. 
The low speed DAC is used to apply different desired ADC threshold levels in 
the startup calibration procedure.  Another example of the usefulness of such 
am embedded DAC is [5] where an embedded DAC is used in the receiver and 
decoder block of an ultrahigh speed wireless communication system 
implemented on SOC. In the decoder block, an N-times parallel Integrate & 
Dump Correlator (IDC) is used. A bank of comparators is used to compare N 
analog output values of IDC with threshold values. These fixed thresholds are 
generated by a low speed DAC as illustrated in Fig. 1.4. 
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Figure 1.4 Use of embedded DAC to apply threshold values in receiver 
and decoder block in a low complexity transceiver 
 
For all the applications described in the previous paragraphs, area 
efficiency of the DAC is of the utmost importance for large scale deployment 
of the afore-mentioned digitally assisted systems within system-on-chip (SOC) 
platform.  
In this research, a compact, scalable and segmented current-steering 
DAC is presented that uses a digitally assisted statistical grouping method to 
self-calibrate its unary current sources. While statistical grouping has been 
addressed by some authors before, this work provides an integrated solution 
with consideration for physical implementation to a current-steering DAC. By 
doing so, the current-steering DAC can be designed with much smaller current 
sources than conventional DACs while maintaining good linearity at the DAC 
output. The compactness of the resulting DAC makes it suitable for 
applications that require high accuracy DACs such as [2], [3] and [4]. 
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1.3  Thesis Contribution 
1. A novel digitally assisted statistical error compensation grouping 
method suitable for the calibration of a large array of unary current 
sources that implement the MSBs of a segmented current-steering 
DAC. 
2. An offset insensitive calibration circuit to improve the calibration 
accuracy even in the presence of offset. 
 
1.4   Thesis Organization 
This thesis introduces a 12 bit segmented self-calibrated current-
steering DAC implemented in the 65 nm CMOS process. The rest of the thesis 
is organized as follows. Chapter 2 will cover the fundamental theory of the 
current-steering DAC, introduce the parameters used to characterize the DAC 
performance and review some existing calibration methods that have been 
reported in the literature. In chapter 3, an overview of some existing statistical 
grouping method is given before our proposed statistical grouping method is 
introduced. The system study and design will also be discussed in chapter 3. 
The CMOS implementation of the proposed method will be the main focus for 
chapter 4. The measurements results will be presented and analyzed in chapter 




1.5  Publication related to dissertation 
Paper in preparation for submission to Analog Integrated Circuit and 




CHAPTER 2 LITERATURE REVIEW AND REVIEW OF 
EXISTING SELF-CALIBRATED DACS 
2.1  Current-Steering DAC 
Fig. 2.1 shows a conventional implementation of the current steering 
DAC. For an N-bit resolution DAC, it is made up of 2
N
-1 current sources that 
may be arranged in a binary weighted topology, a unary weighted topology or 
a combination of both. The merits of each topology will be discussed in the 
next section. Differential output DACs like the one shown in Fig 2.1 operate 
by steering the appropriate amount of current to the positive or negative output 
pin depending on the digital input code. If a single-ended output is required, 
one side of the output set is usually connected to the ground. The switches Sk 
are driven directly by the input code or by a thermometer decoder depending 
on the DAC topology used as will be explained in the next section. The 
current source ICS is routed to either the positive or negative side by the  
output switches kSWM ,  and kSWM , . The output switches are driven by a latch 
so as to synchronize the switching of different current cells. This is necessary 













Figure 2.1. Conventional DAC Design 
 
2.2  DAC Static Performance Characterization 
Two of the most commonly used parameters to characterize the static 
performance of the DAC are the Differential Non-Linearity (DNL) and the 
Integral Non-Linearity (INL). The definitions of both will be covered in the 
next sections as they are an important figure of merit to evaluate the 
performance of the three different topologies that can be used to implement 
the current-steering DAC. 
 
2.2.1  Differential Non-Linearity (DNL) 
Differential Non-Linearity is defined as the deviation of each transition 
step of a real DAC from the ideal DAC transition step size. It is usually 
expressed in terms of LSBs. To exemplify the above statement, let us assume 
that the ideal width of one transition step between two consecutive codes is 
∆ideal and that Xk is the transition point between two successive codes k-1 and 
10 
 





































Figure 2.2. Illustration of Ideal and Real DAC output 
 
The DNL (expressed in terms of LSBs) of the DAC at point k is then defined 
as: 
 











)(  ( 2.1 ) 
  
As illustrated in Fig. 2.2, a DNL value of less than -1 LSB would 
indicate that the DAC has a non-monotonic output which is an undesirable 
characteristic. It has to be noted, that even though a DNL of more than +1 
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LSB does not imply a non-monotonic behavior, it is still undesirable. Thus, it 
is imperative to have |DNL| ≤ 1 LSB. 
Usually in the specifications for DAC, only the maximum DNL is 
reported as it represents the worst-case error.  
 
2.2.2  Integral Non-Linearity (INL) 
The Integral Non-Linearity measures the deviation of the real output of 
the DAC from an ideal interpolating line after correction of offset and gain 
errors. The ideal interpolating line is usually either drawn between the start 
and end points or drawn as the line of best fit with minimum deviation from 
all the points. Assuming that the ideal DAC output values have been found by 
connecting the two end points, and that at point k, the ideal value of the DAC 
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The INL for k = 7 is shown on Fig 2.2. Similarly to the DNL, INL is 
expressed in terms of LSBs and the worst case INL is usually reported as the 
overall INL of a DAC. While an INL specification of ± 0.5 LSB guarantees 
that the DAC output will be monotonic, it is however not necessary that all 




2.3  Current-Steering DAC architecture 
Current-Steering DACs can be implemented using three different kinds 
of architectures as previously mentioned in Section 2.1. In this section the 
three architectures are covered in details with their advantages and 
disadvantages discussed. 
 
2.3.1  Binary-Weighted topology 
In this topology all the current sources are binary weighted meaning 
that each current source carries twice as much current as the previous one. 
Using this circuit topology, the current sources can be directly driven by the 
DAC inputs without the need of any decoder. Hence, it offers a simple and 
straight-forward implementation. Fig. 2.3 shows a simple implementation of a 
3-bit binary-weighted DAC. As illustrated, the digital inputs, B0 to B2 are 








Figure 2.3. Simple 3-Bit Binary-Weighted Current-Steering DAC. 
However, the binary-weighted topology suffers from high DNL and 
high glitch energy. This is specially observed at mid-code switching (011 to 
100 in the case of a 3-bit DAC) as all the current sources are switching at the 
same time. In [6], the standard deviation of the DNL for a given current source 
mismatch was derived and is reproduced in (2.3) below. This derivation 
assumes that the worst case DNL will happen at the mid-code switching. 
 
    
       
     






























 ( 2.3 ) 
Where σ(I) is the standard deviation of the unit current source, ∆I the 
difference in the output current for two consecutive input codes and N the 
resolution of the converter. 
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Similar to the DNL derivation, the standard deviation for the DAC INL 
can be found and is reproduced below in (2.4). The statistical derivation for 
the INL is more complex and the reader is referred to the UC Berkeley 
lectures on DAC design by Professor Khorramabadi for an elaborate step by 
step derivation. It has to be pointed out that the standard deviation of the INL 
yields the same result regardless of the topology employed for the current-
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In the unary-weighted implementation, all the current sources carry an 
equal amount of current and are addressed separately as illustrated in Fig. 2.4. 
The digital inputs are connected to a thermometer decoder that transforms the 
input binary code into a thermometer code. The thermometer code is 
responsible for switching on the appropriate amount of unit current sources 
that correspond to the digital input code. In this way, monotonic behavior is 
always guaranteed since an extra current source is switched on or off when the 
digital input is either increasing or decreasing. However, the need for a 
thermometer decoder dramatically increases the layout routing complexity and 
consumes additional silicon area and increases the overall power consumption 
of the DAC. With this implementation the DNL can be calculated in a straight 
forward manner as 
 





   ( 2.5 ) 
It can be observed that the standard deviation of the DNL does not depend on 
the resolution of the DAC anymore as only one additional unit current source 
is switched as the digital input signal is incremented by one. 
 
2.5  Segmented array implementation 
Segmented array current-steering DAC where both unary-weighted 
and binary-weighted current cells are used, offer a way to trade-off 
implementation complexity and DAC linearity. The lower LSBs are 
implemented using a binary weighted architecture whereas the higher MSBs 
are realized in a unary way. This approach is chosen because the MSBs carry 
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more currents and affect the overall performance of the DAC to a greater 
extent. In this way, the best of both architectures is obtained while maintaining 
a good trade-off between linearity and complexity. For a DAC with N bits 
resolution when B bits are binary decoded and the rest (N-B) bits unary 
decoded, the standard deviation of the DNL can be simply calculated as 
follows using the same relationship derived by (2.3) 
 





 12 1    ( 2.6 ) 
 
The above equation is derived from the observation that the worst case DNL 
will happen at the segmentation boundary when the most number of current 
sources will be switching. 
 
2.6  INL yield and current source matching 
Current source matching plays a crucial role in the design of high 
resolution DACs. A set of DACs fabricated in the same process technology 
will have different DNL and INL specifications due to process variations that 
limit the matching between the different current sources. This calls for a 
relationship between the yield of the DAC and the matching between the 
different current sources to be investigated. A parameter called the INL yield 
is defined as the ratio of the number of DACs that have an INL < 0.5 LSB 
over the total number of DACs produced and tested. 
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Conventionally, the impact of the current source mismatch on the INL 
yield was investigated using thousands of Monte Carlo simulations. Once the 
tolerable mismatch is found, the current sources are sized accordingly such 
that their mismatch falls within the desired values. The sizing and matching 
relationship was investigated in [1]. The equation governing current source 
mismatch and current source area is reproduced below: 


































( 2.7 ) 
Where Aβ and AVT are process parameters usually provided by the foundry. 
However running such lengthy Monte Carlo simulations for designing 
the DAC can prove very time consuming and require a significant amount of 
computing power. Furthermore they provide little insights to the DAC 
designer on the requirements of the matching accuracy when the resolution for 
the segmentation is varied. Thus many researchers have tried to estimate the 
INL yield of the DAC analytically as a function of the current source 
mismatch. Two equations to approximate the required matching accuracy 
given the converter resolution are reproduced below. In [7] the relative 












 ( 2.8 ) 
A is the targeted accuracy (in LSBs). For example, A would be set to 0.5 when 
designing a DAC which targets an INL of 0.5 LSB. The variable n is the 
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converter resolution. Z(Y) is a statistical parameter depending on the desired 
yield and for a 99% yield, Z(Y) takes the value of 0.5632. 
In [6], the authors expressed the INL yield and current source relative 












 ( 2.9 ) 
 



















._  ( 2.10 ) 
where inv_norm is the inverse normalized function. 
However, this derivation does not take into consideration the gain error 
and this leads to an overestimation of the required accuracy. Consequently the 
area penalty occurred is more than necessary. This is why in this project it was 
decided to use the analytical relation described by (2.8).  
 
2.7  Dynamic performance 
Dynamic performance is of paramount importance in today’s DACs 
especially for those required in the telecommunications field. Dynamic 
nonlinearity is mainly introduced by parasitic capacitances. The parasitic 
capacitances distort the DAC output signal in two main ways. Firstly they 
introduce a code dependent loading variation. Depending on the digital input 
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code, the number of current sources steered to the positive or negative side 
varies and thus the two output nodes see different output impedances. This 
impedance mismatch causes unwanted distortion in the signal output. 
Secondly, a code dependent switching transient is introduced through the gate-
drain parasitic capacitance Cgd of the output switch. This means that as current 
sources are steered to the correct output node depending on the input signal, 
there is coupling of control signals through the gate-drain parasitic capacitance. 
Other factors responsible for imperfect timing synchronization include clock 
skew, finite rise and fall time of the switching signals from the latches and 
voltage fluctuation at the common source node of the current sources. 
The most commonly employed parameters used to characterize the 
dynamic performance of the DAC are the Spurious Free Dynamic Range 
(SFDR), The Signal to Noise Ratio (SNR), the Total Harmonic Distortion 
(THD). SFDR which denotes the dynamic usable range of the DAC before the 
fundamental signal is distorted by spurs has become one of the more important 
specification used by system designers to characterize a device. 
 
2.8  DAC Calibration in literature 
Calibration has been widely used by state-of-the-art current-steering 
DACs in the literature in order to achieve the required current sources 
matching accuracy. All high-resolution current-steering DACs reported adopt 
the segmented architecture approach and usually calibration is only applied to 
the unary MSBs as they are the most critical bits requiring more accuracy.  
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The calibration algorithms reported in the literature can be categorized 
into two types namely the foreground and the background calibration. In the 
foreground calibration implementation, the DAC cannot be used during the 
calibration and normal DAC operation can only be resumed after calibration is 
completed as opposed to background calibration where the current sources are 
constantly being re-calibrated while conversion is taking place. The focus of 
this thesis will be foreground calibration.  
There are many similarities in the way the different reported state-of-
the art self-calibrated DACs work. They can be divided into three basic 
operations. Firstly the current value of the current source being calibrated is 
sensed, secondly the sensed value is processed and thirdly a corrective signal 
is applied to adjust the value of the DAC output. Because of the operations 
described above, most calibrated DACs in the literature require an additional 
Calibration Analog to Digital Converter (CALADC) to sense the output and 
an additional Calibration DAC (CALDAC) to apply the corrective signals. A 
few other reported self-calibrated DACs use a switching sequence re-
adjustment to shape the DAC output in a more linear fashion. 
Various existing calibration methods attack different error mechanisms 
depending on the target application. Some calibration methods such as the 
Dynamic Mismatch Mapping (DMM) of [8] and traditional Dynamic Element 
Matching (DEM) aim at improving the dynamic performance of the DAC. 
Others such as the self-calibrated current cell of [9] and the Switching 
Sequence Post Adjustment (SSPA) of [10] aim at improving the static linearity 
of the DAC.  In this chapter we will review two existing methods that improve 
the static performance of the DAC by rectifying the current amplitude errors. 
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In this work, we chose to focus on improving the static performance of the 
DAC because for the targeted application of digitally-assisted analog/RF 
design, dynamic performance is less of a concern due to a slower loop 
dynamic.  
In [9], a 14-bit segmented differential current-steering DAC is 
presented. The DAC is segmented into 6-4-4 arrangement, namely 6 unary 
decoded MSBs, a 4-bit thermometer decoded upper LSB (ULSB) and a 4-bit 
binary weighted lower LSB (LLSB) array. The self-calibrated procedure is 
applied to the 6 MSBs. Fig 2.5 shows the architecture of the DAC. A 16-bit 
ADC is used to measure the output current after each of the 6 MSBs is 
switched on turn by turn. Each of the 63 output currents is then compared to 
the ideal value of the DAC output at their corresponding points and the error is 
calculated, using a successive approximation register and stored in a 63 word 
8-bit SRAM block. During normal DAC operation, each time one of the MSB 
is invoked, the 8 bit  
 
Figure 2.5. Proposed DAC architecture of [9] 
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error word previously stored for the corresponding MSB is used to drive an 8-
bit CALDAC which in turn applies the required correction at the DAC output.  
The prototype was fabricated in a 0.13m process and the reported 
overall active area is 0.1mm
2
. However the reported area does not include the 
16-bit ADC require to sense the output errors. The above described calibration 
algorithm was shown to be able to generate a very good static and moderate 
dynamic performance for the DAC. However its success depends on the 
availability of a 16-bit ADC on chip that can be reused to digitize and store the 
errors associated with each code. 
Next we review the Switching-Sequence-Post-Adjustment (SSPA) 
method described in [10]. This work is of particular interest to this thesis 
because it focuses on the static improvement of the DAC while using some 
kind of calibration to achieve the desired resolution within a reasonable active 
die area. The work describes the implementation of a 14-bit current-steering 
DAC. The DAC is implemented with a 7-7 segmentation and the SSPA 
method is applied to the 7 unary decoded MSBs of the DAC thereby allowing 
the use of smaller current sources while maintaining a good INL. The main 
idea of the SSPA method is to re-arrange the switching sequence of the MSBs 
so that the INL is significantly reduced to acceptable levels. For the best INL 
to be achieved, the current value of each current source has to be measured 
first. The best switching sequence is then determined based on these current 
values. The sorting algorithm used to re-arrange the switching sequence is 
reproduced in Fig.2.6. One of the goal of the authors is to use minimal analog 
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circuit and to try to substitute analog circuits with digital circuit in order to 
benefit from the advantages that CMOS scaling brings to the digital domain.  
 
Figure 2.6. Proposed switching sequence used in [10] 
The implemented algorithm works by first measuring the actual current 
sources using a current comparator. Then using the sorting algorithm depicted 
in Fig. 2.6, the current sources are re-arranged according to the 5 steps shown. 
After a calibration controller has determined the re-sequencing pattern, a 
RAM-based thermometer decoder is reprogrammed to implement the 
switching pattern. The RAM-based thermometer decoder allows for the 
switching sequence to be re-programmed after chip fabrication. It has to be 
noted that more than 127 current sources are budgeted for the MSBs 
implementation, and during calibration, the controller will chose the best 127 
current sources, thereby eliminating those current sources that might have 




Figure 2.7. Proposed DAC Architecture used in [10] 
extreme outliers. The overall DAC architecture has been reproduced in Fig.2.7 
for reference. 
The chip was fabricated in a 0.18 m process and has a core area of 3 
mm
2
. The authors report an INL reduction rate of 2.2 times. The final INL 
reported for the chip is 1.37 LSB peak-to-peak, however the measurements 
indicate that only the MSBs were measured. It was argued in [8], that only 
changing the switching sequence of current cells will only result in reducing 
the impact of mismatch errors rather than reducing the errors themselves. This 
can be seen in the DNL figures of the above work which show no 
improvement after re-sequencing. 
 
2.9  Review of the existing statistical grouping methods 
The DAECG method works by statistically grouping a subset of an 
array of elements together to form a bigger element. Different ways of 
statistically grouping elements to form bigger elements with less variation 
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have been explored in the literature and in this section, some of the existing 
statistical grouping methods will be presented and discussed. 
The authors of [11] presented a statistical grouping method called 
Ordered Element Matching (OEM). In this presented method, the elements are 
first sorted and numbered according to the amplitude of each element. After 
the elements have been sorted, they are paired together as follows: (1, n), (2, 
n-1), (3, n-2), etc. This gives rise to a new element population which is half 
the size of the original population but with reduced relative variation. This is 
illustrated in Fig.2.8. Using the theory of order statistics, the authors provided 
a quantitative analysis of the benefits of ordered element matching and 
showed that by using OEM, there was a reduction in the new population 
variation that was dependent on the size of the original population and on the 
order ranks. As the method was determined to be sensitive to outliers, an 
outlier elimination algorithm was integrated into the OEM method. As a 
means to evaluate the merits of the method, the authors used an odd number 
original population size and applied the method to realize a current-steering 
DAC. The authors also showed that it is possible to iteratively apply the OEM 
process to a unary weighted population to completely convert the unary array 
into a binary-weighted array with reduced variation. This method was referred 




Figure 2.8. Basic OEM procedure described in [11] 
While the above analysis gives useful insight for statistical grouping 
technique, it is purely theoretical based on mathematical models and 
simulations. It does not consider the actual implementation issues such as 
finite output resistance, routing complexity, amount of switches and registers 
needed. 
In [12], a statistical grouping method called Automatic Differential 
Pairing Method (ADLM) was presented. The presented method consists of 
using twelve transistors to build the two differential input pair of an amplifier. 
The transistor pair is reconfigurable that is each transistor can either be 
assigned to the positive or negative input of the amplifier. All the possible 
configurations are tested and the one giving rise to the least offset is retained. 
This paper has demonstrated the effectiveness of exploiting the variations of a 
smaller group of current sources and groups them to build bigger current 
sources in such a way that their errors cancel each other. 
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Our proposed calibration method is an extension of the concept used in 
[13]. In [13], high accuracy multiplying DACs (MDAC) were obtained by 
using a self-configured capacitor matching. Each element within the MDAC is 
formed by statistically combining a subset of an array of sub-elements 
together.  The resulting mismatch spread among the elements is then measured.  
If each element consists of sub-elements with similar variation but opposite 
sign, it will result in element with smaller variation and thus better matching 
among the elements.  As there are various possible combinations to form each 
element and thus the resulting MDAC, different MDAC configurations with 
varying mismatch spread can be obtained.  Eventually, the MDAC 
configuration with smallest mismatch spread after certain number of runs will 
be chosen for the pipelined ADC.  While the reported technique does improve 
matching, it is only suitable for limited number of elements (4 capacitors in 
[13]). Due to the need to measure mismatch spread among elements for one 
particular MDAC configuration, the number of required measurements per 
configuration quickly grows out of hand when implementing large arrays of 
elements. In addition, in the technique described in [13], sub-elements can be 
chosen randomly anywhere from a pool to form an element. This would 
consequently give rise to very complex and area consuming routing for larger 
array of elements. Moreover, the proposed technique requires the availability 
of an ADC to digitize and store the spread of each possible configuration. This 
will render the technique impractical for high resolution DACs with a large 
array of elements. This will lead us to develop a modified statistical grouping 
calibration method that is suitable to implement large array of elements 
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without requiring any additional ADC. Our method will be described in the 
next chapter. 
2.10  Summary 
In this chapter, the fundamentals of current-steering DAC design were 
covered. Two state-of-the-arts DAC which incorporate calibration to improve 
relative current matching were reviewed. The next chapter will now introduce 
the Digitally-Assisted Error Compensation Grouping (DAECG) method that 









CHAPTER 3 DIGITALLY ASSISTED ERROR 
COMPENSATION GROUPING 
In this chapter, a Digitally Assisted Error Compensation Grouping 
(DAECG) method used for improving the matching between the current 
sources of a current-steering DAC will be described. The system level study 
will also be discussed. 
3.1  Description of DAECG methodology 
In this project, we explore the application of statistical grouping to the 
7-bit MSBs of a 12-bit current-steering DAC with the intention of achieving 
better matching with minimal area consumption.  This will reduce the cost of 
DAC deployment for digitally assisted circuit block within SoC. However, to 
apply such a technique to a large array of elements (2
7
-1=127), calibration 
method, grouping strategy and algorithm need to be modified accordingly to 
reduce the amount of processing and routing complexity. This led us to the 
proposed DAECG which will be discussed next. 
As mentioned earlier, it is possible to combine a subset of sub-
elements to form bigger elements with smaller variation.  Hence, it is proposed 
that each unary current source (Iunary) that forms the 7-bit MSBs of the current-
steering DAC, is realized by statistically grouping n smaller current sources 
(Isub) selected from a pool of m smaller current sources, where the optimal 
choice for n and m will be discussed later.  The idea is best illustrated with the 
simplified conceptual diagram of Fig. 3.1, assuming n=2 and m=4. Here it is 
assumed that each Isub unit has a mean of 1 (arbitrary unit) and a standard 
deviation of 1%. A pool of four Isub units is available to build each Iunary from 
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which two Isub units are chosen.  This will result in 6 possible configurations 
as shown on the right part of Fig. 3.1.  In our implementation, the resulting 
Iunary will be compared with a reference IREF shown in the top left corner. In 
this illustration, the expected sum of two Isub is chosen as IREF. In the actual 
implementation, IREF is derived by adding the replica 5-bit binary LSB portion 
of the DAC with one additional LSB to form a value close to Iunary. This 
approach is different from [13], where the resulting Iunary would have been 
compared with the remaining 126 Iunary current sources to estimate the 
mismatch spread among these 127 Iunary current sources.  Our approach of 
comparing with a fixed reference will confine the comparison to each 
individual Iunary current source.  It helps in greatly reducing the amount of 
permutations, processing and routing complexity.  From the comparison, Conf. 
1 with a deviation of 0.0071% with respect to the reference IREF is found to 
exhibit the best matching. It should also be noted that if the same area had 
been used to build a current source in the conventional way, the expected 
relative deviation with respect to other current sources would have been 0.5% 
since the mismatch is inversely proportional to A  for a fixed gate overdrive 
voltage, where A is the total area of the current source (A is increased by 4 
































Different possible configurations that can be used to 
build one Iunary
 
Figure 3.1. Simple Illustration of DAECG grouping 
One underlying assumption of our proposed approach is that by 
matching each individual Iunary current source to IREF as closely as possible, it 
will indirectly lead to 127 Iunary current sources with smallest mismatch spread.   
This is in contrast to the method proposed in [13], where the mismatch spread 
among 127 current sources would have been measured directly and the 
configuration with smallest mismatch spread can be ascertained.  Hence, the 
success of our approach will critically depend on the pool size of Isub.  There 
must be a sufficiently large number of Isub units with sufficient spread so that 
closer match to reference Iunary can be achieved.  To verify the idea and 
investigate the pool size requirement, a Matlab behavioral model was built to 
carry out the studies. There are two critical parameters that need to be 
determined here.  Firstly, the pool size (m) of Isub units.  Secondly, the number 
of Isub units (n) to be chosen to form an Iunary.  Intuitively, we choose n equal to 
half the pool size (m) as it will always result in the largest number of 
permutations available for building Iunary.  In addition, larger n or m will have 
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better chance of achieving a closer match to reference Iunary due to the larger 
number of possible combinations from Isub units.  The choice of m is 
determined through Matlab simulation as explained in the next paragraph. To 
provide fair comparison in the Matlab simulation, the pool size m is varied 
while keeping the total area used constant.  This will result in different area for 
each Isub unit for any given pool size m.    
It was determined that if no calibration was used, to achieve a yield of 
99%, using the relationship provided in [7], we would have required an area of 
778 m2 for one Iunary. Then in order to determine suitable values for m and 
thus n, we started with different total areas used for one Iunary and divided them 
into different pool sizes to see the effectiveness of our proposed method. The 
results for 3 different areas and the amount of saving that they would give us 
as compared to designing the DAC without calibration for one Iunary are plotted 
in Fig. 3.2. From the plot, it is apparent that a larger pool size m will lead to a 
better matching performance among the different Iunary for the same overall 
area. For the implementation of the design, the sizing giving rise to 12 times 
area saving is chosen as it allows to reach the desired matching without 
requiring more than 16 Isubs. It should be pointed out that choosing larger pool 
sizes beyond 16 would greatly increase the number of holding registers 
required which would limit the area saving and would also significantly 
complicate the routing of the design. The code used to build the Matlab model 





Figure 3.2. Matlab simulation of achievable relative mismatch 
(Iunary/Iunary) versus number of fingers 
 
3.2  System Level Design 
3.2.1  Description of block diagram and individual sub-blocks 
7 bit unary MSB array
5 bit binary-weighted 
LSB array
Calibration Circuit












































The block diagram for the DAC with the proposed DAECG calibration 
engine incorporated is shown in Fig.3.3. All the blocks will be implemented 
on chip. The 1-bit Mode input will determine whether the DAC operates in 
Calibration or DAC mode. The 3-bit CAL_LENGTH_INPUT is used to set a 
programmable counter which determines how many random configurations 
are evaluated for each Iunary. 
The Calibration Circuit block houses all the necessary analog circuits 
that are required for calibration. During calibration mode, different 
arrangements of the Isub making up one Iunary need to be tested. One of the 
function of this sub-block is to evaluate the deviation of the current value of 
Iunary from a reference under different Isub arrangements. This sub-block will 
also be responsible for comparing those deviations against deviations from 
previous configurations stored in memory. This will allow the algorithm to 
search for the optimal Isub arrangement that give rise to the least deviation 
from the reference. 
The register bank block is composed of an array of 127 16-bit registers. 
It is primarily used to store the optimal configuration for each of the unary 
current sources. After a reset or at start-up, each word in the register bank is 
assigned the configuration word 16’hFF00. This corresponds to having the 8 
left most Isub units activated while the remaining 8 right most Isub units are 
deactivated as illustrated in Fig. 3.4(a). During the calibration of one Iunary 
current source, the Register Bank block is also used to convey randomly 
generated configurations from the Pseudo-Random Number Generator (PRNG) 
to the respective Iunary. This greatly simplifies the routing process as there is 
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already a bus connection between the register bank block and each different 
unary current sources Iunary.  
The Calibration Controller block will control the Calibration Circuit 
block. It will synchronize the different analog circuit blocks such that the 
sampling and comparison of the different deviations from different 
configurations can be realized. 
During DAC output mode, the output switches of the 7 bit unary MSB 
cells will be driven by the thermometer decoder, whereas for the 5 bit binary-
weighted current cells, they will be driven by dummy delay cells. The dummy 
delay cells are required for the binary segment output to match the delay 












Figure 3.4. (a) Illustration of initial Isub arrangement (16’hFF00), (b) 




3.3  Principle of operation 
The objective of the DAECG calibration scheme is to find the optimal 
configuration for each of the 127 Iunary current sources that would make them 
as closely matched to IREF as possible. For each Iunary being calibrated, the 
DAECG algorithm must apply a new configuration, compare the resulting 
output of the configuration with the previous configuration stored in memory 
and decide whether to keep the new configuration or to retain the previous 
configuration as the optimal one. 
The comparison and decision process is performed in two phases. 
Assumimg the k
th
 current source is being calibrated, the configuration stored 
in the Register Bank block, also referred to as the configuration in memory, is 
loaded to Iunary, k in phase one. The resulting current is then routed to the 
calibration circuit where it is measured against a reference IREF and the 
resulting deviation is stored in  C1 . During the second phase, the linear 
feedback shift register (LFSR) based PRNG generates a random configuration 
that contains 8 ‘1’s and 8 ‘0’s, and applies it to the current source under 
calibration. After which, its new deviation from the reference IREF is measured 
(and stored in  C2). It is then compared against the previously stored deviation 
from phase one. If the deviation from phase two is smaller, it implies that the 
newly generated Iunary configuration achieves closer match to the reference 
IREF. The Calibration Controller block will instruct the Register Bank block to 
store the configuration from phase 2 and discard the previously stored one.  
On the other hand, if the deviation from phase one is smaller, the Register 
Bank block will be instructed to retain the first configuration. The whole 
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procedure is then repeated with another newly generated Iunary configuration 
from PRNG that will be applied in phase 2. These calibration steps for one 
Iunary will keep running and will only stop and retain that particular Iunary as 
calibrated if there are no further updates to the register bank after N 
consecutive runs. In this project N is made programmable to investigate the 
trade-off between calibration time and accuracy. Same calibration steps will 
be applied to all 127 Iunary current sources. Fig 3.5 illustrates the sequence and 
data flow that happens during the two basic phases of the calibration process. 
In this illustrated example, phase 2 of Fig 3.5 shows that 
2C
V is smaller, 
meaning that configuration in phase 2 generates a smaller deviation from IREF 
and thus causes the Calibration Controller to issue an update memory 
instruction to the Register Bank block. The configuration from phase 2 is now 














































Figure 3.5. Illustration of phase1 and phase 2 sequence flow of the 
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Figure 3.6 Flowchart describing calibration process for one unary current 
source 
 
The calibration process described in this section is summarized in the 
above flowchart. 
3.4  Offset Insensitive Circuit 
The success and accuracy of the above proposed method relies on the 
ability of the circuit to suppress the undesired effects of offset. Even though 
having a large combined gain of the OTA and current rectifier can help to 
mitigate the offset introduced by the latch comparator, the input referred offset 
of the OTA-rectifier chain might cause the calibration circuit to choose the 
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wrong configuration. This scenario will be discussed in the next paragraph. 
We will then propose a solution to work around the exposed problem. 
The OTA and rectifier chain exhibits certain input offset voltage (VOS) 
and might impact the accuracy of the calibration.  The charging of sampling 
capacitors C1 and C2 together with the OTA offset is illustrated in Fig. 3.7. 
During phase 1 and 2, the deviation of the Iunary from IREF under different 
configuration is captured as |k.(1+VOS)| and |k.(2+VOS)| respectively, where 
k represents the gain of the OTA and current rectifier chain.  If 1, 2 and VOS 
exhibit same polarities, the proposed algorithm of comparing the two stored 
voltages would choose the correct configuration with smaller deviation despite 

















Phase 1 Phase 2
 
Figure 3.7. Capturing of deviations for two Iunary configurations in the 
presence of offset 
 
However, if 1, 2 and VOS exhibit different polarities, and the 
comparator simply compares the voltages at the sampling capacitors C1 and C2 
and picks the smaller voltage, the wrong configuration would be retained.  As 
an example, assume that VOS = 10mV, 1 =–1mV and 2=–2mV, sampling 
capacitor C1 would thus be charged to a value of k.9mV and consequently 
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sampling capacitor C2 would be charged to a value of k.8mV. The comparator 
will mistakenly choose configuration 2 to have smaller deviation by simply 
comparing the two voltages at the sampling capacitors.  Hence, for the 
proposed algorithm to work, we need to ensure that only the former scenario 
where all quantities exhibit same polarities can exist. 
To achieve that, four extra phases are added to the proposed calibration 
algorithm.  During phase 1, the deviation of the Iunary from IREF under 
configuration 1 is captured in C1. During phase 2, the offset voltage of the 
OTA and current rectifier chain, VOS, is captured in C2 by shorting the input of 
the calibration circuit. Thus as represented in phase 1 and phase 2 of Fig.3.8, 
VC1 is charged to  1OS ΔVk.   and VC2 is charged to OSVk. . If VC1>VC2, it can 
be deducted that both VOS and 1 exhibit same polarities. The same steps are 
repeated for configuration 2 to evaluate if the polarities of 2 and VOS are of 








































Figure 3.8. Comparison of polarities for 1, VOS and 2, VOS 
In the event that Vos and 1 or 2 are measured to be of opposite 
polarities in the previous operations described, the Calibration Controller will 
remember the corresponding configuration where polarity differences occur. 
This is done by asserting 2 bits, (one for each configuration) when the VOS is 
found to be of opposite polarity for the respective configurations.  
In the case that VOS and 1,2 are of the same polarities, the input 
connections from Iunary and IREF to the calibration circuit to capture deviation 
from configuration 1 or configuration 2 can be used as shown in Fig. 3.8. 
Otherwise, input connections from Iunary and IREF to the calibration circuit need 
to be swapped to ensure same polarities between 1,2 and VOS. This is possible 
because the outputs from these two different set of connections are as shown 
in the two equations below: 
43 
 
    1OSREFOS1REF ΔVkVVΔVk   ( 3.1 ) 
    1OS1REFOSREF ΔVk)Δ(VVVk   ( 3.2 )  
   
The above equation shows that it is possible to change the polarity of 1,2 with 
respect to the offset voltage by simply swapping the signals at the OTA input. 
Once the right input connections have been determined, we can ensure that 1, 
2 and VOS will always exhibit same polarities in the sampling capacitors (C1 
and C2). Hence, our proposed calibration algorithm can then be carried out 
during phase 5 and 6 as described earlier. Fig. 3.9 illustrates the connections 





















Figure 3.9. Illustration of connection swap when 1 and 2 exhibit 
opposite polarities with respect to VOS 
The swapping of the inputs can be done through a simple circuit and 
two additional bits in the Calibration Controller block. Two flags are set if 
configuration 1 (configuration from memory) or configuration 2 (new 
configuration under test) require swapping respectively. The simple circuit 
depicted in Fig.3.10 is used for carrying out the swapping operation. In the 
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depicted circuit, Vref_set is used to short the inputs thereby loading the offset of 









Figure 3.10. Circuit to implement signal swapping and input shorting at 
the OTA input 
 
3.5  Reference current for calibration 
The whole statistical grouping method depends upon the availability of 
an accurate IREF to measure the different deviations of the unary current 
sources formed. Two strategies were investigated in this work and thus two 
different versions of the circuit were built.  
In the first implementation, IREF is implemented as an arbitrary Iunary 
where all other Iunary in the DAC would be formed in such a way that they are 
as close as possible to IREF. However, the concern for this implementation is 
that if IREF is not close to 32 times LSB, then a systematic error would be 
introduced in the DAC. 
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In the second implementation, IREF is implemented as a replica of the 
binary-weighted portion of the DAC plus one dummy LSB so that it is as close 
as possible to 32 times LSB.  
Both circuits will be implemented and taped out and both results are 
presented in chapter 5. 
 
3.6  Summary 
This chapter started by introducing statistical grouping methods. After 
reviewing some existing statistical grouping method in the literature, a novel 
statistical grouping method with emphasis on physical circuit implementation 
was proposed. A system level study, a proposed algorithm for circuit 
implementation and an offset insensitive circuit to improve the calibration 
accuracy were also presented. The detailed CMOS implementation of these 








CHAPTER 4 CMOS IMPLEMENTATION 
This chapter will cover in detail the CMOS implementation of the 
DAECG incorporated DAC. The chip was realized in a 65 nm CMOS process. 
First the analog design aspect of the chip will be covered and then the digital 
portions will be discussed together with the presentation of some simulation 
results. 
 
4.1  Current Source 
The segmented architecture was chosen for the implementation of the 
12-bit current steering DAC in this project. The advantages of the selected 
architecture were discussed in chapter 2.  The chosen segmentation was a 7-5 
segmentation meaning that the 5 LSBs will be binary weighted and the 7 
remaining MSBs unary weighted. The DAECG calibration will be applied to 
the 7 unary MSB bits to prove the effectiveness of the proposed self-calibrated 
method. In this section, the design of the binary LSBs will first be covered 
before moving into a detailed discussion of the unary MSBs. 
 
4.1.1  Binary- Weighted current source. 
(I) Accuracy requirement and sizing 
In the design of current sources in this work, we have followed the 
methodology employed in [9]. The argument put forward in [9] is that since 
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the unary portion of the DAC will be calibrated as opposed to the binary-
weighted section, it can be assumed that the errors associated with the two 
segments are uncorrelated. It is thus possible to assign a budget of 0.25 LSB to 
each segment.  
If the DAC had been designed without the intention of using any 
calibration strategy, the relative mismatch accuracy required between the 
current sources to meet an INL yield target of 99% would have been 0.44%. 
This can be obtained by using (8) and replacing A with 0.5 and Z(Y) with 
0.5632. This means that maximum allowable INL error is 0.5 LSB and the 
value of 0.5632 for Z(Y) corresponds to a 99 percent yield target. The 














 ( 4.1 ) 
However for this project, the conventional DAC design approach is not 
used. Instead, the design approach used in (7) is adopted. After the DAC has 
been calibrated, the overall linearity of the DAC is comprised of both the 
residual error from the calibrated MSB array and the un-calibrated LSB array. 
Since these two sources of errors are uncorrelated, it is possible to design the 
DAC in such a way that half of the INL error budget (0.25 LSB) is assigned to 
the binary-weighted LSBs and the other half (0.25 LSB) assigned to the unary-
weighted MSBs. 
Thus for the binary-weighted LSBs matrix this greatly relaxes the 

















 ( 4.2 ) 
 
Using this design methodology, we have now relaxed our relative 
mismatch requirement on the binary portion from 0.44% to 2.49 %. Since for a 
given current source, the relative mismatch is inversely proportional to the 
square-root of the transistor area, this relative mismatch relaxation will 
translate to an approximate area reduction of about 25 times for the unary 
current sources. 
(II) Binary-weighted current source schematic design 
For this project, a 7-5 segmentation is employed. The reason is it 
allows to show that the DAECG calibration can be applied to a large array of 
elements while keeping the digital routing complexity and routing overhead at 
a reasonable level. The schematic for the binary-weighted portion making up 
the five LSBs of the DAC is shown in Fig.4.1. Each subsequent binary 
weighted bit is implemented by doubling the number of transistors MLSB used 
for the previous bit. MCAS_B1 to MCAS_B5, shown in Fig.4.1, act as cascodes to 
boost up the output resistance of the current sources. The W/L aspect ratio of 
each cascode transistor is sized twice the area of the corresponding cascode for 
the previous bit. This is because each bit carries twice the amount of current as 























4.1.2  Unary current source 
(I) Accuracy requirement and sizing 
The 7 MSBs of the DAC are implemented in a unary fashion and are 
the current sources where the DAECG calibration will be applied. Since only 
an INL residual error budget of 0.25 LSBs is allowed for the MSB array, the 
relative mismatch accuracy allowed between the current sources after 
calibration can be calculated the relationship described by (8).  The relevant 
values plugged in for calculating the required mismatch for the MSB array are 














 ( 4.3 ) 
Since each unary current source Iunary is built by using smaller current 
souces Isub, the next task is to determine the sizing of Isub. As DAECG 
calibration is a statistical process, careful Monte Carlo simulations were 
devised to figure out the appropriate initial mismatch and thus sizing for Isub. 
A mixed-signal model of the DAECG DAC was built and Verilog-A 
modelling of the calibration circuit was employed so as to speed up the Monte 
Carlo analysis. Fig 4.2 shows the block diagram that was employed for the 
Monte Carlo mixed-signal simulation. Using some guidance from earlier 
Matlab studies, we started with an initial relative mismatch of 1.5% between 
the 16 Isub making up one local pool and applied the DAECG method to form a 
bigger Iunary. This was repeated for numerous times in a Monte Carlo 
experiment with a 3 variation of the process parameters.  
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The same procedure was iterated multiple times each time with a 
refined value for the area of Isub. After multiple iterations, Isub area of 
4.015m2 was chosen. This corresponds to an initial relative mismatch of 1.16% 
between the different Isub making up one local pool. Since each Iunary is made 
up of 16 Isub, the total area needed for one Iunary is about 65 m
2
. The resulting 
Monte Carlo histogram for the achievable Iunary matching is shown in Fig.4.3. 
A design margin is given from the Monte Carlo simulation so as to cater for 
the non-idealities in the calibration circuit.  
Switch and Latch
Isub,16 Isub,15 Isub,2 Isub,1













Figure 4.3. Histogram of achievable Iunary matching with area of Isub at 
4.015m2 
 
In order to gauge the amount of area reduction that the DAECG can 
achieve, we must first calculate the area of one unary MSB if the same DAC 
was implemented without any calibration. This is calculated using the Pelgrom 
equation (2.7) as shown by (4.4). The gate overdrive was set to 200 mV and 
the process parameters for the CMOS 65 nm process are AION = 0.69 %.m 
and AVTLIN = 2.99 mV.m respectively. It has to be pointed out to the reader 
that the result obtained by (4.4) has to be multiplied by 32 in order to calculate 
the area required for one unary current source. This is because segmentation is 

































81.29952 81.33678 81.34908 81.36129 81.37452 81.42405
Iunary current output (A)







LSBMSB m19877832AreaArea .  ( 4.5 ) 
Since using the DAECG calibration method, it is possible to realize the 
Iunary in only about 65 m
2
, the area gain provided by the DAECG method is 
about 12 times. 
(II) Unary current source schematic design 
Fig. 4.4 shows the schematic design of the unary current cell. 
Highlighted in Fig. 4.4 is the pool of 16 Isub units (transistors MCS,k[i]) for the 
k
th
 Iunary current source. Each Isub unit is activated or deactivated by 
corresponding switch transistor (MSW,k[i]) directly connected to the Register 
Bank block. Transistors MCAS_CAL and MCAS_DAC are used to switch between 
calibration and normal DAC operation mode.  They also serve as cascode 
devices to boost the output resistance.  Under normal DAC operation, 
transistors OUTM  and OUTM  will branch the current to the differential output 
load according to the DAC digital input word. The latch and driver circuit is 
used to drive the two differential output transistors OUTM  and OUTM . The 
schematic for the latch and driver circuit is shown in Fig. 4.5. The purpose of 
the latches is to synchronize the switching of the thermometer-coded MSBs 
with the switching of the binary-weighted LSBs. Thus the same latch driver 
circuit is also used to drive the binary weighted current sources. This latch and 
driver circuit is particularly suitable because it has a low crossing as shown by 
the cadence simulation shown in Fig.4.6. Low crossing is desirable in this 
situation because when the current output has to be switched from one side to 
the other both switch transistors stay on while the switching occurs, thus 
reducing glitches at the output. When it is required to switch the current from 
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one side to the other, the latch ensures that both switches are on before one of 
them is turned off thus maintaining a constant current output. This helps to 
mitigate the impact of output glitches which are usually introduced by the 
switching of the output pairs transistors. Transistor MDUM is included to 
provide better path matching between the calibration path and DAC output 
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Figure 4.7. Block diagram of the calibration engine 
The calibration engine is refers to the ensemble of all the analog and 
digital circuits required to support the DAECG calibration algorithm. The 
block diagram of the calibration engine is shown in Fig 4.7 and it implements 
the calibration algorithm described earlier in Chapter 3 section 3.4.  We will 
first give an overview of how all the components depicted in Fig 4.7 interact 
with each other to implement the DAECG calibration algorithm before each 
individual component is discussed more in depth in the following sections.  
The Calibration Controller block controls the various states and phases 
during the calibration mode.  The MODE input to the Calibration Controller 
determines whether the system initiates the DAECG calibration or operates as 
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a normal current-steering DAC. Working together with the Calibration 
Controller block is a Pseudo-Random Number Generator (PRNG) for 
configuration generation and a comparison counter to track the number of 
comparisons performed without the register holding the best known 
configuration being updated.  During the calibration of the k
th
 current source, 
MCAS_CAL is activated to route Iunary, k to the calibration circuit. Also, the 
reference IREF is obtained by combining the replica 5-bit binary LSBs current 
source and one additional dummy LSB current source. Both Iunary, k and IREF 
are converted to a voltage through a 5kΩ on-chip resistor before being fed to 
an Operational Trans-conductance Amplifier (OTA). The OTA will detect and 
amplify the error between Iunary, k and IREF. The resulting error current output is 
then rectified before being routed to either capacitor C1 or C2 through a 
multiplexer controlled by the Calibration Controller. As explained in Chapter 
3, C1 and C2 are used to store the deviation during phase 1 and 2 respectively. 
Once deviations from both phases have been stored, the Calibration Controller 
enables the latch comparator to compare the voltages on C1 and C2. If voltage 
on C2 is smaller, the Calibration Controller will update the optimal 
configuration stored in the register bank for that particular current source, and 
the comparison counter is reset. Otherwise the Calibration Controller will 
retain the optimal configuration stored in register bank and the comparison 
counter is increased by one.  Following this, the Calibration Counter will 
discharge both C1 and C2, and the whole process is repeated. If the optimal 
configuration stored in register bank is not updated for N times (tracked by the 
comparison counter output), the Calibration Controller will stop the calibration 
for this particular current source under calibration and move on to the next 
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current source. In this implementation, N is made programmable and is 
controlled by a 3-bit input (CAL_LENGTH_INPUT) to the Calibration 
Controller. This gives rise to eight possible values of N corresponding to 
multiples of 512 implying that N can assume the value 512, 1024, and etc…        
 
4.3  Analog part of Calibration Circuit 
4.3.1  Choice of sampling capacitors C1 and C2 
As it was already determined that the required mismatch between two 
Iunary must be at least 0.039%, it is important that the variation between the 
sampling capacitors be at least 10 times smaller. It was decided that they 
would be implemented as MOMCAPS and using the 65 nm matching 
characteristics for MOMCAPS. It was decided to use 3pF capacitors as they 
provide good matching. Also for such value capacitance, thermal noise would 
not be a major concern. 
4.3.2  Operational Trans-conductance Amplifier (OTA) and 
current-rectifier 
The OTA and current-rectifier were implemented as shown in Fig. 4.8. 
PMOS input differential pair and active load are used for the pre-amplifier. 
Additional transistors MN5 and MN6 were added to reset the state of the 
amplifier after each comparison so as to get rid of any hysteresis problem and 
thus increase the accuracy of the comparison. The current rectifier was 
adapted from [14]. 
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It is important that the gain of the amplifier and current-rectifier be 
designed in such a way that the latched comparator is able to resolve different 
Iunary combinations with variations less than 0.039% as was determined by 
(4.3). As will be explained in the next section, the 3 offset of the latched 
comparator being 11mV, a deviation of less than 0.039% must cause a 
difference of greater than 11mV between the voltages on the 2 sampling 
capacitors. Consequently the gain of the amplifier and rectifier was tuned to 
achieve such gain. The bias of the amplifier can also be externally tuned to 





















Figure 4.8. Pre-Amplifier and rectifier schematic 
  
4.3.3  Latched Comparator 
The latched comparator (Fig. 4.9) used is the same as [15]. In this 
implementation, it is designed with careful Monte Carlo simulation to ensure 
that the standard deviation of offset voltage is ± 3.59mV giving rise to a 3 
sigma of 11 mV.  The Monte Carlo histogram of the latched comparator is 
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shown in Fig. 4.10. As described in the previous section, the combined gain of 
the pre-amplifier and current rectifier is adjusted to be higher than the offset of 














Figure 4.10. The Monte Carlo offset calculation of Latched Comparator 
 
4.4  Digital part of calibration circuit 
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The Pseudo-Random Number Generator is implemented using a Linear 
Feedback Shift Register (LFSR). As pools of 16 Isub current cells are used for 
making up one unary current source, a 16-bit LFSR is employed. The 
schematic of the LFSR is shown in Fig. 4.11. The LFSR will sequence 
through all possible 65535 states in a pseudo-random fashion. After each 
random configuration is generated, the PRNG will check if this random 
configuration contains 8 ‘1’s and 8 ‘0’s. If this is the case, meaning that the 
configuration is adequate for comparison by the calibration engine, the PRNG 
block will assert the “permutation_ready” flag and hold the configuration in 
the register to be used by the calibration controller. After the Calibration 
Controller block reads in the newly generated configuration and kicks in the 
comparison process, it de-asserts the “permutation_ready” block. This allows 
the PRNG block to continue searching for another valid configuration while 
the different calibration phases are on-going. This allows for the both PRNG 
and Calibration Controller block to work at the same time thereby reducing the 
amount of waiting time for a new valid configuration to be ready. This is best 




Is “Permutation_Ready” = 0 
and Mode set to Calibration?
Generate new random 
number 
Is Random number valid for 
current_source evaluation
















4.4.2  Thermometer Decoder 
The thermometer decoder is a straight forward mapping 
implementation written in Verilog. The logic for the thermometer decoder is to 
switch on an additional current source for each increasing digital code input. 
The unary current sources are switched on in a common-centroid manner so as 
to mitigate the impact of systematic gradient errors on the die. There will be a 
bus which is 127 bit wide between the thermometer decoder and the unary 
current source matrix. The full Verilog code is available in appendix B. 
 
4.4.3  Calibration Controller 
The calibration controller is implemented as a Finite State Machine 
(FSM) in Verilog. The implementation algorithm of the calibration controller 
was covered in chapter 3. The flowchart depicted in Fig. 4.13 shows the flow 
and different steps within the state machine also highlighting which step falls 
within which of the 6 phases needed for the comparison.   
The whole FSM is made up of 29 states. These 29 states comprise of 
all the necessary steps required to include the 6 phases described in chapter 3.  
The calibration of the DAC is started by setting the MODE input bit. The 
different states of the finite state machine will be explained in the rest of this 
section. 
It is important to note that charging of the sampling capacitor must be 
done in three steps. This is because each time a configuration is loaded to a 
unary current source, 16 switches are either activated or de-activated and 
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consequently large glitches are expected. To work around this problem, when 
a configuration is loaded to a unary current source, the resulting current output 
is first dumped to the ground while waiting for the current value to settle. 
Then in the next state, the sampling capacitors are charged for one clock cycle 
and then stopped at the next state. This is emphasized in the flowchart of Fig. 
4.13 by each time having a step to start charging the capacitor and another step 
to stop charging the capacitor. 
(I) Important registers and flags used in the Calibration Controller block 
cap_a_out, cap_b_out: These 2 registers are connected to a switch to the 
sampling capacitors C1 and C2. They are used to discharge the respective 
capactitors. 
Demux_ctrl: This register is used to either route the output of the OTA 
current rectifier chain to sampling capacitor C1 or sampling capacitor C2. 
Charge_ctrl: This register is also connected to a multiplexer and either allows 
the current from the rectifier to go to the sampling capacitors or is dumped to 
the ground as explained above. The multiplexer is built from connecting two 
transmission gates. 
Switch_input_mem: This register is set when there is a need to swap the 
inputs when measuring the deviation from the configuration in memory. 
Swich_input_cut: This register is set when there is a need to swap the inputs 
when measuring the deviation from the new configuration under test. 
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Memory_store: This register is set each time the calibration of one unary 
current source is completed and it tells the Register Bank block to switch to 
the next unary current source. 
Permuation_ready: This register is set every time a new valid configuration 
has been found by the PRNG. When this register is set, the comparison 
process of the calibration starts. 
Calibration_complete: This register is set when all the 127 unary current 
sources have been calibrated. 
MCAS_CAL[126:0]: Referring to the schematic design of the unary current 
source shown in Fig. 4.4, every time a unary current, Iunary,k source is selected 
for calibration, MCAS_CAL[k] has to be set to 0 and MCAS_DAC[k] set to 1 
and this condition must be valid for Iunary,k only and not any other current 





























































































































(II) Description states used in the finite state machine of Fig 4.13 
System Initialization: The system enters this state upon power-up or when 
reset is activated. In this state all flags are set to their default state and the 
configuration in memory is set to 16’hFF00; 
Waiting for valid configuration: Before starting each comparison cycle with 
a new configuration, the system has to wait for the PRNG to generate a valid 
configuration to be tested. The calibration controller stays in this state while 
waiting for a valid configuration to be available at the PRNG. 
Discharge of Capacitors: In this state, both sampling capacitors are 
discharged. This is done by activating two switches that connects the 
capacitors to ground. The discharging takes one clock cycle. 
Load Configuration from Memory: This state is where the configuration 
stored in memory is loaded to the unary current source being calibrated. The 
resulting current from the comparison against reference is not immediately 
used to charge the capacitors as the current is allowed to settle first. 
Charge Start: This state is for allowing the charging of the sampling 
capacitor. The sampling capacitor will be charged for one clock cycle. 
Charge Stop: This state is necessary to ensure that the capacitors are charged 
for one clock cycle only. It always comes immediately after the charge start 
state. 
Connecting reference voltage to pre-amplifier: This state is needed to 
implement the offset insensitive circuit described in the previous chapter. By 
controlling some switches, VREF is routed to both inputs of the pre-amplifier 
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which ensures that sampling capacitor B will be loaded with a value 
representative of the pre-amplifier offset voltage. 
Enable Compator: In this state, the latch comparator is activated after both 
sampling capacitors have been charged. The latch comparator is activated by 
setting the CLK input from Fig.4.10 to high. 
Load new configuration under test: In this state, the valid configuration that 
was generated by the PRNG is loaded to the unary current source being 
calibrated. Depending on which phase the calibration algorithm is at, the 
current representing the deviation from VREF is either routed to capacitor A 
or capacitor B based on the appropriate flags. 
Counter: This state comes after the latched comparator has been enabled to 
compare the sampling capacitors after phase 5 and 6. The results from the 
compactor are fed back to the calibration controller. If the new configuration 
tested is not better than the one already stored in memory, the counter is 
incremented and compared against N. If counter value is equal to N, the 
calibration controller will store the configuration in memory as the optimum 
configuration, reset the counter and increment the Iunary index. This will 
indicate to the register bank that future configurations will be applied to the 
next Iunary to be calibrated.  If the counter is not equal to N, then the calibration 
controller goes into the “waiting for valid configuration state” waiting for 
PRNG to provide next configuration to be tested. 
 In the case of the new configuration being better than the one stored in 
memory, the counter is reset and memory overwritten with the configuration 
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under test. Then the calibration controller goes back to “waiting for valid 
configuration state”. 
 
4.4.4  Register Bank 
The Register Bank block is primarily an array of 127 16-bit registers that 
stores the optimal configuration for each of the 127 unary current sources of 
the current-steering DAC. There is a permanent connection required between 
each bit of the register bank block and each switch Msw,k for enabling and 
disabling each Isub.  
Because of the existence of this permanent connection, the Register 
Bank block is also used to route different configurations to respective Iunary 
during the calibration phase. The calibration controller sends a configuration 
together with an Iunary index to the register bank. The Register Bank block will 
then re-route this configuration to the appropriate unary current source. This 
design allows for a reduction in the routing complexity of the design as only 
one connection is necessary from a register word to its respective Isub pool. 
After calibration is completed for one particular unary current source, the 
Calibration Controller block will send a “memory_store” flag to the Register 
Bank. Upon receiving this flag, the Register_Bank will store the optimal 




4.5  Chip simulation 
The principle of operation of the presented chip being based on a 
statistical process with many sub-elements, carrying out a full chip simulation 
proved impractical as it would take too long. However, a few comparison 
cycles were simulated to see if the algorithm and circuit were working 
properly. Monte Carlo simulations were used to so as to introduce variations 
in the current sources Isub and offset in the preamplifier. In Fig.4.14, the green 
waveform is the voltage on C1 and the red waveform is the voltage on C2. This 
represents the six cycles described in chapter 3 it can be observed that the keep 
signal is correctly asserted. 
 
Figure 4.14. One comparison cycle in the DAECG algorithm 
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4.6  Chip layout 
The success of the DAECG DAC also strongly depends on the careful 
layout of the chip. Floor planning and layout for this project is very 
challenging because of the routing complexity. Communication between the 
Register Bank and the current source matrix for example involve more than 
2032 lines to connect each register bit to one Isub switch. It is thus critical to 
efficiently layout and route the chip to avoid any unnecessary additional area 
overhead. Two slightly different chip layouts were taped out in this project as 
mentioned in section 3.5. The differences between the two tape-outs are that 
different references are used for calibrating Iunary and N which is the 
calibration length is made programmable for the second tape-out. 
In the next sections, further discussion will be provided on the layout 
of the analog and digital blocks. The layout for each analog block was 
manually done. The digital blocks were synthesized using Synopsis Design 
Compiler and the placement and routing was done using Cadence encounter. 
4.6.1  Layout of analog blocks 
The analog layout was broken down into smaller blocks for 
implementation. The four different analog blocks are: 
 Unary current source matrix 
 Switch and latch array 
 Binary weighted current matrix 
 Calibration engine 
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For the Switch and latch array and the Calibration engine blocks, all 
the switch pairs were implemented in an inter-digitated fashion as this ensures 
a better matching among them. 
As for the implementation of the binary-weighted current source array, 
the current sources matrix was implemented in an array as shown in Fig. 4.14.  
As explained in section 4.1.1, the binary current sources are formed by 
grouping together smaller current sources having one LSB value. So in total 
31 currents sources of 1 LSB value are required to make up the 5 bits of the 
binary-weighted portion. The outer layer of the matrix is a dummy layer as 
shown in Fig. 4.15 for better matching. 
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Dummy Layer of 
current sourcs
 
Figure 4.15. Binary-weigted current source array 
The unary current source matrix block contains the 127 unary current 
sources of the current-steering DAC. After different aspect ratios were 
considered, it was decided to implement this block using 32 rows of 4 Iunary. 
The reason for this is because 4 Iunary current sources require a total of 64 Isub 
current sources. This would ensure that the routing is kept reasonable feasible. 
The switching sequence for the unary current source will be done in a 
common-centroid fashion as illustrated in Fig. 4.16 in order to mitigate on 
gradient effects on the die. 
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Figure 4.16 Common centroid layout of unary current source matrix 
Two chips were taped-out in this project. The differences between the 
two chips were different calibration time and different IREF. In the first tape out, 
the reference was implemented in the form one Iunary with the configuration 
16’AAAA. The reference Iunary was placed at the middle of the matrix. This is 
because it represents a better average that other current sources can be 
calibrated to. 
In the second tape-out, the reference was changed to be the sum of one 
replica of the total current of the binary-weighted source plus one dummy LSB. 
In the second implementation the replica reference was placed exactly next to 




4.6.2  Synthesis, Placement and Routing of digital blocks 
Since the main objective of this project is area optimization, the scripts 
written for synthesizing the two different digital blocks make use of the 
different area optimization features of Design Compiler. The scripts used for 
all blocks are provided in appendix D. Once the two chips had been 
synthesized, the placement and routing had to be performed with extra 
diligence as it was imperative to chose a judicious aspect ratio and placement 
of each individual pin to optimize the routing. 
For the case of the calibration controller, there are two 127 bus lines to 
route to the different MCAS_CAL and MCAS_DAC corresponding to each Iunary 
output. The routing and layout for this block is fairly straight forward as 
compared to the Register Bank block which will be discussed in the next 
paragraph. 
Routing from the register bank block to the unary current source 
matrix posed one of the major challenges of the laying out phase. The task was 
complicated because of the number of connecting lines required to bring the 
optimal configuration to each individual current source. As each current 
source needs to have a 16 bit bus from the register bank and there are 127 
unary current sources, it gave rise to a complex routing scheme which would 
significantly increase the area. As there was a need to lessen the impact of the 
routing on the overall area, various floor planning options were investigated. It 
was found that the optimized way would be to have the Register Bank block 
synthesized in one block with an aspect ratio that makes it possible to align the 
pins on the same level as the unary current sources they address as illustrated 
77 
 
in Fig. 4.17. This required careful placement of the output pins of the Register 
Bank block during the place and route. The resulting arrangement allows 
saving area in terms of routing connection and overhead of having the Register 















Figure 4.17. Illustration of the placement and routing between the 
Register Bank Block and the current source matrix 
  
4.7  Summary 
Schematic implementations of some critical blocks were reviewed in 
this chapter. Layouts of those critical blocks were also covered since a careful 
layout is of very high importance for the success of the project.  
The finite state machine that implements the calibration controller was 
also covered with the extra phases that are required for the implementation of 
the offset insensitive circuit. 
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CHAPTER 5 TESTING AND MEASUREMENT 
RESULTS 
The 12-bit segmented current-steering DAC with the DAECG 
incorporated was fabricated in a 65 nm CMOS technology and the die photo 
of the second tape-out with dimensions labels is shown in Fig. 5.1. The overall 
area of the current-steering DAC including the routing is 0.29mm
2
. As was 
mentioned is section 4.5.1, two tape-outs were performed. The differences 
between the two tape-outs are the calibration length, N, which is made 
programmable in the second tape-out and the different references for the 
calibration. The first tape-out takes a middle arbitrarily constructed Iunary as 
reference and the second tape-out taking a replica binary-weighted current cell 
section plus one dummy LSB as reference. Both results will be presented in 











































Figure 5.1. Die Photo of DAECG incorporated DAC  
 
5.1  Static Testing 
5.1.1  Test Setup 
For static tests, the DAC output is measured differentially through two 
50 Ohms resistors off-chip. Because static characterization of the DAC is a 
very tedious and lengthy process, it was decided to use the National 
Instrument NI-DAQ (USB6353) to automate the process. A simple illustration 
of the test set up is shown in Fig.5.2. This test setup is used for both the static 




















Figure 5.2. Simple illustration of the test setup 
LabView scripts were written in order to work together with the NI-
DAQ for the complete automation of the static testing. The written LabView 
script is able to support different testing modes. They are described in the 
paragraphs that follow. The full snippet of the LabView code is provided in 
appendix C for reference. 
Full code DAC testing: In full DAC testing mode, the script instructs 
the NI-DAQ to send 12 bit digital input code ramping from 0 to 4095 and then 
back from 4095 to 0. One testing run can include many ramp pairs and after 
each input is provided the NI-DAQ reads back the differential voltage and 
saves it to a file for further calculation of the DNL and INL.  
MSB code DAC testing: In this mode which is a slight modification to 
the previously described mode, only the unary MSBs are tested. In this mode, 
digital inputs representing multiples of 32 are entered and the voltage output 
read back differentially by the NI-DAQ. This mode is necessary for quick 
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evaluation of some parameters as in this mode only 127 codes have to be 
checked thus making it much faster than the full code DAC testing.  
Calibration Mode: In this mode, the NI-DAQ will invoke the 
calibration mode by setting the MODE flag of the chip to 1 and also will 
provide a CAL_LENGTH_INPUT for the calibration length. The NI-DAQ 
will then read back the Calibration_Complete bit output from the chip. Once 
Calibration_Complete becomes 1, the LabView will change the status of the 
chip to calibrated and thus calibration testing can begin. 
AD-HOC input: On top of the three essential modes described above, a 
fourth mode which allows for any AD-HOC digital input code to be sent to the 
chip and for the resulting output voltage across the load resistors to be read 
back differentially is implemented. This is very useful for sanity testing of the 
chip. 
 
5.1.2  Static Test Measurement 
(I) Investigating the impact of different reference current 
For both tape-outs, two different strategies were adopted regarding the 
references to be used for calibration. In the first tape-out, the reference was 
chosen to be in the middle of the unary current source matrix while for the 
second tape-out, a replica of the binary current sources plus one dummy 
current was used. In order to compare the two strategies, the INL after 
calibration for both chips was measured. The comparison counter for the 
second chip was set at 512 for fair comparison. The results are almost the 
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same for both tape-outs. Both showed an INL reduction rate of about 2.41. 
This shows that as far as the reference current IREF is within a certain range, 
the DAECG method will work consistently. 
(II) Investigating the impact of N (CAL_LENGTH_INPUT)  
In the first tape-out, N was not programmable and was fixed to 512. 
However, for the second tape-out N was made programmable and the goal is 
to find out what is the impact of increasing N on the achievable linearity. 
Intuitively, the higher the value of N, the better the INL should be as a higher 
value of N would mean more comparisons and thus more configurations tested.  
To perform this test, only the MSBs were tested as it allows for a faster 
testing time and the results will still clearly show the impact of N on the 
achievable INL. The results are shown in Fig. 5.3. As can be seen, when N 
assumes values beyond 1000, the gain in INL is negligible. This is not 
surprising as N was set to 1024 when Monte Carlo simulations were 
performed to choose the transistor sizing for the unary current sources. When 
N is set to 1024, it takes approximately 15-20 seconds for calibration time 





Figure 5.3. INL measurements for different N (only for 7-bit MSB unary 
cells) 
 
The graph of the INL achieved for the current steering DAC with N set 
to 1024 is shown below in Fig. 5.4. It shows an INL reduction rate of about 
2.69. It is comparable or slightly better than the state-of-the art DAC presented 
in [10]. Reference [10] is used as a comparison because it is also a DAC with 
incorporated self-calibration aiming to improve the static performance. The 
authors also provide the results for the MSBs only.  
In our case, the expected INL for the full DAC range of input is 
expected to be higher than the one measured for the MSBs only as it was 
designed such that both segments, the unary and the binary-weighted portion, 





























































Figure 5.4(a) Measured MSB INL before calibration, (b) Measured MSB 
INL after calibration 
After finding the optimum setting performance for both versions of the 
chip, both were tested for the full range of the 12-bit DAC. The results for the 
DNL and INL before and after calibration for the full range of inputs and 
outputs with N fixed at 1024 for the second tape-out are shown in Fig. 5.5. As 
observed, the peak-to-peak DNL is decreased from +0.65/-0.26 to 0.24/-0.62 
for the first tape-out and from +1.28/-0.71 to +0.90/-0.37 for the second tape-
out. More importantly, INL performance is improved by 1.87 from +1.70/-
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2.41 to +0.89/-1.31 for the first tape-out and 2.69 from +1.77/-1.91 to +0.67/-
0.71 for the second tape-out. Clearly the performance of the second tape-out is 
superior to the performance of the first tape-out as it was allowed to run for a 
longer time and thus was able to find a better match to the reference current. 
The measured improvement in INL for both tape-outs is comparable to 
the 2.2 improvement reported in [10].  Hence, the measurement results show 


























































































































































Tape-out 1 Tape-out 2
 
Figure 5.5(a) Measured DNL before calibration, (b) Measured INL before 




5.2  Dynamic Testing 
Besides static performance, the dynamic performance of the DAC was 
also evaluated using single tone tests. The dynamic tests were carried out at a 
sampling rate of 50 MHz as for the targeted applications like [2] and [3], the 
operating frequency of the DAC is not expected to exceed 20 MHz. 
 
5.2.1  Test Setup 
The ADT1-1WT transformer was used to convert the differential DAC 
output into a single-ended output to be fed to the spectrum analyzer. Different 
input patterns were generated and fed to the circuit via the pattern generator of 
the Agilent Logic Analyzer 1672G. When generating the input patterns, 
special care has to be taken to make sure all the digital inputs of the DAC are 
tested. For example, if a frequency of 5 MHz was chosen to test the DAC at a 
sampling rate of 50 MHz, the same few sample phases would get tested 
multiple times. The way to generate a good pattern is to generate it in such a 





f   ( 5.1 ) 
 
Where f is the fundamental frequency, M is the total length of the input 
test pattern, J is an integer that is relatively prime to M and fsampling is the 
sampling frequency. M and J being relatively prime mean that they have no 
common factors and that there is exactly J number of cycles in a pattern record. 
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It has also to be noted that for a DAC of resolution N bits, a minimum pattern 
length size of 2
Nis required to make sure that all possible input patterns are 
tested. With all the above taken into consideration, different patterns covering 
different sampling ratio across the Nyquist band were generated. 
 
5.2.2  Dynamic Test results 
The resulting spectrum from an input signal of 0.5MHz at sampling 
rate of 50MS/s is shown in Fig. 5.6. The measurement shown is taken for the 
second tape-out chip since it exhibits better performance than the first tape-out. 
As illustrated, the SFDR is improved from 67.31 dB to 81.15 dB confirming 
the improvement in DAC linearity at low frequency. The same measurement 
for the first tape-out showed an SFDR of 75.01dB after calibration. The 







Figure 5.6. Measured spectrum for input signal of 500 kHz sampled at 50 
MS/s (a) before calibration (b) after calibration 
 
The SFDR for the whole Nyquist band versus input signal frequency at 
fixed sampling rate of 50MS/s is also shown in Fig. 5.7.  The SFDR 
performance degrades rapidly as the frequency of the input signal increases. 
This degradation is usually caused by layout-related non-idealities such as 
output Code Dependent Switching Transients (CDST) and Code Dependent 
Loading Variation (CDLV) [19, 20]. There are many mechanisms responsible 
for CDST and the most common one are the switching feed-through across the 
output switch transistor, timing skew of the clock, finite rise and fall time of 
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the switch signals from the latch and voltage fluctuation at the common source 
node of the current sources. CDLV is caused by the fact that at different times, 
depending on the digital code input, different amount of current sources are 
steered to the positive and negative side of the output. This results in the 
different output nodes seeing different impedances for each different input 
code thus causing a mismatch. However for this project, the very complex and 
elaborate routing scheme which introduces a considerable amount of parasitic 
effects is the main contributor responsible for the rapid degradation mismatch 
of the SFDR. To validate this, we ran a step response transient simulation for 
both pre-layout and post-layout simulation.  It is observed in Fig. 5.8 that the 
output for post-layout simulation exhibits different settling behaviour than pre-
layout simulation which is mainly due to the routing parasitic.  This different 
settling behaviour will affect the dynamic performance at higher input signal 
frequency, and thus results in the deterioration of the SFDR. This clearly 
shows that the routing introduces parasitic effects responsible for the 
degradation mismatch. It has to be pointed out to the reader that from Fig 5.8, 
the output is delayed from a change in the input by one clock cycle because 
the digital inputs are latched. For the targeted digitally-assisted and level-
setting applications in SOC which usually do not require fast response, the 




Figure 5.7. Measured SFDR with respect to normalized input frequencies 
 
Table 2 shows a comparison of the DAECG incorporated DAC versus 
other state-of-the-art DACs that are found in the literature. Since for the 
targeted applications for the proposed current-steering DAC, linearity and 
overall area are the main concerns, the proposed DAC positions itself as a 
suitable candidate. For better comparison to other relevant DACs in the 
literature, a FOM taken from [44] is used. The FOM takes into consideration 
low frequency SFDR, high frequency SFDR and overall area of the DAC. In 
addition, the DAECG DAC having a digital intensive architecture could 
possibly benefit from future technology scaling as will be discussed more in 


























Figure 5.8 Simulation of switching transient for (a) pre-layout simulation 
and (b) post-layout simulation. (c) Input code switching from 0 to full 
scale 
5.3  Power Measurement 
The power consumption of the proposed current-steering DAC was 
also measured at different sampling rates and below is a plot of the power 
consumed versus frequency. As expected, the static power consumption is 
almost constant while the dynamic power consumption varies linearly with 
frequency. The power consumption being quite good as compared to other 
DACs presented in Table 3, making the proposed DAC quite a good candidate 





Figure 5.9. Power v/s Sampling Rate plot 
 
5.4  Area Measurement 
The overall area of the chip was measured at 0.29 mm2 with the 
digital-to-analog area ratio measured at 0.52. This digitally intensive 
architecture could potentially result in more digital area saving as the proposed 
current-steering DAC design is ported to future CMOS technology with 
smaller gate length. By analyzing the matching parameters of previous 
technologies, it can be observed that the Isub total area would scale very slowly 



























Table 1  
Relationship between CMOS process gate length and Isub area 
Process A AVT Isub area 
0.18m 1.04%.m 5.0mV.m 9.194 m
2
 
0.13m 1.13%.m 4.45mV.m 7.388 m
2
 
65 nm 0.69%.m 2.99mV.m 4.015 m2 
 
Given that it can be assumed that digital technology scales 
proportionally with the technology minimum gate length [42], it can be seen 
that the digital blocks would shrink at about 4 times while the analog current 
sources would shrink by 1.84 times. Thus if the current design was to be 
ported to the 32 nm CMOS process, an area saving of 25 percent would be 
expected. However at the same time, the digital to analog area ratio would 
now have been reduced to 0.13 and thus there would be negligible gain due to 
technology scaling beyond the 32 nm process. 
 
5.5  Process and Voltage Variation 
Five chips were measured for the second tape-out and two chips for the 
first tape-out. After calibration, the chips performances are similar to the 
presented result. This verifies the consistency against the process variations. 
The voltage variation of the chip was simulated in Cadence and is shown in 
Fig. 5.10. The capture shows the output currents of two current sources after 
they have been calibrated. From the figure, it can be calculated that the 
relative mismatch between the two current sources varies by a max of 0.0066% 
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which would still keep the current sources within the desired relative matching 
range. 
 
Figure 5.10. Capture of voltage variation simulation from cadence 
 
5.6  Summary 
In this chapter, the different test setups and tools used to perform static 
and dynamic characterizations were covered. The static and dynamic results of 
both tape-outs were presented and the second tape-out showed better linearity 
performance. Although the different strategies about the reference current did 
not result in a big difference in linearity, allowing the calibration to run for 
longer is what improved the performance of the second tape-out.  
A power measurement versus sampling rate plot was provided which 
confirms the credentials of the proposed DAC for the embedded DAC 
application. Then the measure SFDR performance degradation was analyzed 
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and shown to be due to the complex routing system of the proposed 
architecture. 
Lastly, it was also found that the digital intensive architecture of the 
DAC would possibly result into further digital area saving with future digital 
technology up to the 32 nm node after which further digital area saving by 





















Performance summary of current-steering DAC 
Parameter Value 
Resolution 12-bits 
Update Rate 50 MS/s 
DNL error 0.9/-0.37 
LSB 
INL error 0.67/-0.71 
LSB 
INL reduction rate 2.69 
SFDR (500 KHz @ 
50 MS/s) 
81.15 dB 
Supply 1.2 V 
PTOTAL @ 50 
MS/s 
12 mW 
Active Area 0.29 mm
2
 

































14 1.8 2 83 78 270 2.4 2528.40 
[10]@200 
MS/s 
14 1.37 0.76 78 41 210 3 390.10 
[17]@500 
MS/s 
12 2 1.2 79 61 216 1.13 2097.67 
[16]@1.25 
GS/s 
12 2.2 0.98 75 66 128 0.825 23272.73 
[41]@300 
MS/s 
12 1.2 1 70 NA* 150 3.52 69.82 
This work 
at 50 MS/s 
12 1.38 1.27 81 47 12 0.29 13535.63 
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CHAPTER 6 THESIS CONCLUSION 
While the CMOS scaling has greatly benefited the digital sphere in 
many ways, it has brought upon new challenges to the analog designer. This 
has in turn given rise to a new paradigm shift towards digitally-assisted 
analog/RF design. With the digitally-assisted analog/RF design gaining 
momentum, there is a foreseeable need for digital-to-analog converters to 
apply digital correction signal to the analog circuits. Such converters would 
need to be monotonic with very good static performance and moderate 
dynamic performance. Examples of their targeted use can be found in [2] to 
[5]. In addition, a desirable attribute would be compactness as it would 
significantly reduce the cost of systems employing such digitally-assisted 
circuits.  
In this work, a self-calibrated area efficient DAC is presented that is 
targeted for such embedded systems as mentioned in the previous paragraph.  
The proposed calibration strategy referred to in this work as Digitally-Assisted 
Error Compensation Grouping is based on statistical grouping method where 
smaller sub current sources are selected and grouped together so that they 
form bigger unary current sources with a reduced relative deviation among the 
unary current sources. While statistical grouping method was previously used 
for calibration by other authors, our method was adapted to form the current 
sources from local pools of sub current sources making it suitable for 
implementation for large array of current sources. This work also focuses on 




This present work is highly digital intensive and thus would be able to 
benefit from future technology scaling as it is foreseen that the digital blocks 
would shrink linearly with technology scaling and thus scale to a greater 
extent than the analog blocks resulting in an overall greater saving in terms of 
overall DAC core area. 
The DAC presented in this work, not only improves on the existing 
statistical grouping method to make it suitable for large array implementation 
by reducing the complexity of the number of permutations required and the 
routing, it also compares to existing state-of-the art DACs with calibration in 
terms of linearity and INL reduction  rate.  
The presented DAC also showed degradation in dynamic performance 
at higher frequencies. This is shown by a drop in the SFDR figures. By 
comparing pre-layout and post-layout simulations, it was shown that this 
degradation is due to the complex routing of the proposed method. However 
for the applications targeted by this project, the static performance and area 
efficiency were more critical and the overall performance of the DAC was 
deemed satisfactory for its intended usage. 
As an extension to this work, it is proposed to study the feasibility of 
modifying the design in to reduce the area wasted. Currently, in the proposed 
algorithm, half of the silicon is wasted. The proposed idea is to build 4 Iunary 
current sources using a pool of 80 (16x5) Isub current sources. In this way only 
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APPENDIX A: MATLAB CODES FOR  SYSTEM STUDY 
Main Function:  
  
misma(num_iterations) = 0; 
for x = 1:num_iterations 
gen2; 
  
mm = cal_mis2(nob,nof,ref,t,num_transistors) 
misma(x) = mm; 
end 
 
Generating a set of random Isubs: 
 
sig = (mis / 100) * avg; 
t(num_transistors,nob) = 0; 
 
for x = 1:num_transistors 
     y = avg + sig * randn(nob,1); 
    
 for z = 1:nob 
        t(x,z) = y(z); 




Permute and find the configuration with the least deviation: 
 
function [smallest_size] = find_smallest(nob, nof,y,ref) 
lfsr = 0; 
min_diff = 5; 





for count = 1:2^nob 
    lfsr = lfsr + 1; 
    lfsr_str = dec2bin(lfsr,nob); 
    total = 0; 
    for x = 1:nob 
        total = total + (lfsr_str(x) - 48); 
    end; 
    if (total == nof) 
        total_size = calc_total_size(lfsr_str,y,nob) ; 
        diff = abs(total_size - ref); 
        if (diff < min_diff) 
            min_diff = diff; 
            smallest_size = total_size; 
          
        end; 
         
    end; 
end; 
 
conf = lfsr; 
 
Calculate the mismatch among the reconfigured current cells: 
function [mismatch] = cal_mis2(nob,nof,ref,t,num_transistors) 
g(num_transistors) = 0; 
for x = 1:num_transistors 
    x 
    for z = 1:nob 
        y(z) = t(x,z); 
    end 
    g(x) = find_smallest(nob,nof,y, ref); 
end 





APPENDIX B: VERILOG CODES FOR THE CALIBRATION 
CONTROLLER AND THE REGISTER BANK BLOCK 
 
Calibration Controller 
//Verilog HDL for "DAC_Design", "dsp_final_separation" "functional" 
 
 
module dsp_final_separation (MASTER_ENABLE, clk, keep, MASTER_RESET, stre, 
cap_a_out, cap_b_out, demux_ctrl, charge_ctrl, latch_ctrl, not_calibrate,mvref_set, 
mvref_set_not, mswitch_comp, mreset_preamp,memory_store, output_switch, eight_out, 
memory,calibration_complete, MSB_input, LSB_input,m,bina_not_latch, limit); 
 
 
input clk,keep, MASTER_RESET, MASTER_ENABLE;  
input [6:0] MSB_input; 
input [4:0] LSB_input; 
input limit; 
 
input [11:0] stre; 
 
output cap_a_out, cap_b_out, demux_ctrl, charge_ctrl, latch_ctrl, memory_store; 
output mvref_set, mvref_set_not, mswitch_comp, mreset_preamp, calibration_complete; 
output[126:0] not_calibrate;  
output [6:0] output_switch; 
output [15:0] eight_out, memory;  
output [126:0] m; 
output [4:0] bina_not_latch; 
 
 
reg [126:0] m; 
reg [4:0] bina_not_latch; 
 
 
reg [15:0] memory, eight_out, tempdata; 
 
reg cap_a_out, cap_b_out, demux_ctrl, charge_ctrl, latch_ctrl, memory_store ; 
reg [4:0] state; 
reg [15:0] eight_choose_four_out; 
reg [11:0] change_counter; 
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reg [6:0] analog_switch, output_switch; 
reg [3:0] settle_counter; 
reg permutation_ready, debug_mode; 
reg mvref_set, mswitch_comp, mreset_preamp; 
reg[126:0] not_calibrate; 















    change_counter <= 0; 
 cap_a_out <= 1; 
 cap_b_out <= 1; 
 charge_ctrl <= 0; 
 demux_ctrl <= 0; 
 latch_ctrl <= 0; 
 mreset_preamp <= 1'b1; 
 mswitch_comp <= 0; 
 mvref_set <= 1; 
 state <= 5'b00000; 
 memory <= 16'h00ff; 
 analog_switch <= 0; 
 output_switch <= 0; 
 tempdata <= 16'hff00; 
 permutation_ready <=0; 
 eight_out <=16'hff00; 
 charge_ctrl <= 0; 
 not_calibrate <= 127'h7ffffffffffffffffffffffffffffffe; 
 calibration_complete <=0; 
 //ref <= 16'hf0f0; 
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 memory_store <= 0; 








 not_calibrate <= 127'h7fffffffffffffffffffffffffffffff;   
 calibration_complete <= 1; 
 
        case (MSB_input) 
       7'b0000000: m <= 127'h00000000000000000000000000000000; 
 7'b0000001: m <= 127'h00000000000000000000000000000004; 
 7'b0000010: m <= 127'h10000000000000000000000000000004; 
 7'b0000011: m <= 127'h10000000000000000000000000000006; 
 7'b0000100: m <= 127'h30000000000000000000000000000006; 
 7'b0000101: m <= 127'h30000000000000000000000000000046; 
 7'b0000110: m <= 127'h31000000000000000000000000000046; 
 7'b0000111: m <= 127'h31000000000000000000000000000066; 
 7'b0001000: m <= 127'h33000000000000000000000000000066; 
 7'b0001001: m <= 127'h33000000000000000000000000000466; 
 7'b0001010: m <= 127'h33100000000000000000000000000466; 
 7'b0001011: m <= 127'h33100000000000000000000000000666; 
 7'b0001100: m <= 127'h33300000000000000000000000000666; 
 7'b0001101: m <= 127'h33300000000000000000000000004666; 
 7'b0001110: m <= 127'h33310000000000000000000000004666; 
 7'b0001111: m <= 127'h33310000000000000000000000006666; 
 7'b0010000: m <= 127'h33330000000000000000000000006666; 
 7'b0010001: m <= 127'h33330000000000000000000000046666; 
 7'b0010010: m <= 127'h33331000000000000000000000046666; 
 7'b0010011: m <= 127'h33331000000000000000000000066666; 
 7'b0010100: m <= 127'h33333000000000000000000000066666; 
 7'b0010101: m <= 127'h33333000000000000000000000466666; 
 7'b0010110: m <= 127'h33333100000000000000000000466666; 
 7'b0010111: m <= 127'h33333100000000000000000000666666; 
7'b0011000: m <= 127'h33333300000000000000000000666666; 
7'b0011001: m <= 127'h33333300000000000000000004666666; 
7'b0011010: m <= 127'h33333310000000000000000004666666; 
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7'b0011011: m <= 127'h33333310000000000000000006666666; 
7'b0011100: m <= 127'h33333330000000000000000006666666; 
7'b0011101: m <= 127'h33333330000000000000000046666666; 
7'b0011110: m <= 127'h33333331000000000000000046666666; 
7'b0011111: m <= 127'h33333331000000000000000066666666; 
7'b0100000: m <= 127'h33333333000000000000000066666666; 
7'b0100001: m <= 127'h33333333000000000000000466666666; 
7'b0100010: m <= 127'h33333333100000000000000466666666; 
7'b0100011: m <= 127'h33333333100000000000000666666666; 
7'b0100100: m <= 127'h33333333300000000000000666666666; 
7'b0100101: m <= 127'h33333333300000000000004666666666; 
7'b0100110: m <= 127'h33333333310000000000004666666666; 
7'b0100111: m <= 127'h33333333310000000000006666666666; 
7'b0101000: m <= 127'h33333333330000000000006666666666; 
7'b0101001: m <= 127'h33333333330000000000046666666666; 
7'b0101010: m <= 127'h33333333331000000000046666666666; 
7'b0101011: m <= 127'h33333333331000000000066666666666; 
7'b0101100: m <= 127'h33333333333000000000066666666666; 
7'b0101101: m <= 127'h33333333333000000000466666666666; 
7'b0101110: m <= 127'h33333333333100000000466666666666; 
7'b0101111: m <= 127'h33333333333100000000666666666666; 
7'b0110000: m <= 127'h33333333333300000000666666666666; 
7'b0110001: m <= 127'h33333333333300000004666666666666; 
7'b0110010: m <= 127'h33333333333310000004666666666666; 
7'b0110011: m <= 127'h33333333333310000006666666666666; 
7'b0110100: m <= 127'h33333333333330000006666666666666; 
7'b0110101: m <= 127'h33333333333330000046666666666666; 
7'b0110110: m <= 127'h33333333333331000046666666666666; 
7'b0110111: m <= 127'h33333333333331000066666666666666; 
7'b0111000: m <= 127'h33333333333333000066666666666666; 
7'b0111001: m <= 127'h33333333333333000466666666666666; 
7'b0111010: m <= 127'h33333333333333100466666666666666; 
7'b0111011: m <= 127'h33333333333333100666666666666666; 
7'b0111100: m <= 127'h33333333333333300666666666666666; 
7'b0111101: m <= 127'h33333333333333304666666666666666; 
7'b0111110: m <= 127'h33333333333333314666666666666666; 
7'b0111111: m <= 127'h33333333333333316666666666666666; 
7'b1000000: m <= 127'h33333333333333336666666666666666; 
7'b1000001: m <= 127'h3333333333333333666666666666666e; 
7'b1000010: m <= 127'h3b33333333333333666666666666666e; 
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7'b1000011: m <= 127'h3b33333333333333666666666666666f; 
7'b1000100: m <= 127'h7b33333333333333666666666666666f; 
7'b1000101: m <= 127'h7b3333333333333366666666666666ef; 
7'b1000110: m <= 127'h7bb333333333333366666666666666ef; 
7'b1000111: m <= 127'h7bb333333333333366666666666666ff; 
7'b1001000: m <= 127'h7fb333333333333366666666666666ff; 
7'b1001001: m <= 127'h7fb33333333333336666666666666eff; 
7'b1001010: m <= 127'h7fbb3333333333336666666666666eff; 
7'b1001011: m <= 127'h7fbb3333333333336666666666666fff; 
7'b1001100: m <= 127'h7ffb3333333333336666666666666fff; 
7'b1001101: m <= 127'h7ffb333333333333666666666666efff; 
7'b1001110: m <= 127'h7ffbb33333333333666666666666efff; 
7'b1001111: m <= 127'h7ffbb33333333333666666666666ffff; 
7'b1010000: m <= 127'h7fffb33333333333666666666666ffff; 
7'b1010001: m <= 127'h7fffb3333333333366666666666effff; 
7'b1010010: m <= 127'h7fffbb333333333366666666666effff; 
7'b1010011: m <= 127'h7fffbb333333333366666666666fffff; 
7'b1010100: m <= 127'h7ffffb333333333366666666666fffff; 
7'b1010101: m <= 127'h7ffffb33333333336666666666efffff; 
7'b1010110: m <= 127'h7ffffbb3333333336666666666efffff; 
7'b1010111: m <= 127'h7ffffbb3333333336666666666ffffff; 
7'b1011000: m <= 127'h7fffffb3333333336666666666ffffff; 
7'b1011001: m <= 127'h7fffffb333333333666666666effffff; 
7'b1011010: m <= 127'h7fffffbb33333333666666666effffff; 
7'b1011011: m <= 127'h7fffffbb33333333666666666fffffff; 
7'b1011100: m <= 127'h7ffffffb33333333666666666fffffff; 
7'b1011101: m <= 127'h7ffffffb3333333366666666efffffff; 
7'b1011110: m <= 127'h7ffffffbb333333366666666efffffff; 
7'b1011111: m <= 127'h7ffffffbb333333366666666ffffffff; 
7'b1100000: m <= 127'h7fffffffb333333366666666ffffffff; 
7'b1100001: m <= 127'h7fffffffb33333336666666effffffff; 
7'b1100010: m <= 127'h7fffffffbb3333336666666effffffff; 
7'b1100011: m <= 127'h7fffffffbb3333336666666fffffffff; 
7'b1100100: m <= 127'h7ffffffffb3333336666666fffffffff; 
7'b1100101: m <= 127'h7ffffffffb333333666666efffffffff; 
7'b1100110: m <= 127'h7ffffffffbb33333666666efffffffff; 
7'b1100111: m <= 127'h7ffffffffbb33333666666ffffffffff; 
7'b1101000: m <= 127'h7fffffffffb33333666666ffffffffff; 
7'b1101001: m <= 127'h7fffffffffb3333366666effffffffff; 
7'b1101010: m <= 127'h7fffffffffbb333366666effffffffff; 
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7'b1101011: m <= 127'h7fffffffffbb333366666fffffffffff; 
7'b1101100: m <= 127'h7ffffffffffb333366666fffffffffff; 
7'b1101101: m <= 127'h7ffffffffffb33336666efffffffffff; 
7'b1101110: m <= 127'h7ffffffffffbb3336666efffffffffff; 
7'b1101111: m <= 127'h7ffffffffffbb3336666ffffffffffff; 
7'b1110000: m <= 127'h7fffffffffffb3336666ffffffffffff; 
7'b1110001: m <= 127'h7fffffffffffb333666effffffffffff; 
7'b1110010: m <= 127'h7fffffffffffbb33666effffffffffff; 
7'b1110011: m <= 127'h7fffffffffffbb33666fffffffffffff; 
7'b1110100: m <= 127'h7ffffffffffffb33666fffffffffffff; 
7'b1110101: m <= 127'h7ffffffffffffb3366efffffffffffff; 
7'b1110110: m <= 127'h7ffffffffffffbb366efffffffffffff; 
7'b1110111: m <= 127'h7ffffffffffffbb366ffffffffffffff; 
7'b1111000: m <= 127'h7fffffffffffffb366ffffffffffffff; 
7'b1111001: m <= 127'h7fffffffffffffb36effffffffffffff; 
7'b1111010: m <= 127'h7fffffffffffffbb6effffffffffffff; 
7'b1111011: m <= 127'h7fffffffffffffbb6fffffffffffffff; 
7'b1111100: m <= 127'h7ffffffffffffffb6fffffffffffffff; 
7'b1111101: m <= 127'h7ffffffffffffffbefffffffffffffff; 
7'b1111110: m <= 127'h7ffffffffffffffbffffffffffffffff; 
7'b1111111: m <= 127'h7fffffffffffffffffffffffffffffff; 
 
 endcase 











//take only is vector count is 16, if not reject 
 
  if (tempdata[0] + tempdata[1] + tempdata[2] + tempdata[3] + tempdata[4] + 
tempdata[5] + tempdata[6] + tempdata[7] + tempdata[8] 
    + tempdata[9] + tempdata[10] + tempdata[11] + 
tempdata[12] + tempdata[13] + tempdata[14] + tempdata[15]  
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     == 8) begin 
 
  eight_choose_four_out <= tempdata; 
               // eight_choose_four_out <= 16'hff00; 
   
  //counter_temp = counter_temp + 1; 
  //c0 <= counter_temp; 
                permutation_ready <= 1'b1; 
                end 
 
 
tempdata[0] <= tempdata[15] ^~ tempdata[14] ^~ tempdata[12] ^~ tempdata[3]; 










if (MASTER_ENABLE && !calibration_complete && MASTER_RESET) 
begin 
 
//ref <= 16'hf0f0; 
 
case(state)  
  //waiting state 
  5'b00000: begin   
      mswitch_comp <= 0;  
      switch_input_mems <= 0; 
      switch_input_cut <= 0;  
    
      charge_ctrl <= 0; 
      memory_store <= 0; 
      if (permutation_ready) begin 
      state <= 5'b00001; 
      //permutation_ready <= 1'b0; 
      mreset_preamp <= 1; 
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      end 
       
   end 
 
  //discharge capacitors state 
  5'b00001: begin    
      cap_a_out <= 1'b1; 
      cap_b_out <= 1'b1; 
      latch_ctrl <= 1'b0; 
      state <= 5'b00010; 
      charge_ctrl <= 0; 
      settle_counter <= 0; 
      demux_ctrl <= 1'b0; 
      mreset_preamp <= 0; 
       
       
    end 
 
     
     
  //charge 1st cap to memory address 
  5'b00010: begin    
                         
       
       
      charge_ctrl <= 0;   
   
      //cap_b_out <= 1'b0; 
      demux_ctrl <= 1'b0; 
      eight_out <= memory; 
      if (settle_counter == 5) begin 
  
      state <= 5'b00011; 
      settle_counter <= 0; 
      end 
      settle_counter <= settle_counter + 1; 
     end 
 
  5'b00011: begin 
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   cap_b_out <= 0; 
   charge_ctrl <= 1; 
   state <= 5'b11100;    
   end 
 
  5'b11100: begin 
     charge_ctrl <= 0; 
     mreset_preamp <= 1; 
     state <= 5'b00100; 
     end  
 
  5'b00100: begin 
    charge_ctrl <= 0; 
    demux_ctrl <= 1; 
    state <= 5'b00101; 
    mvref_set <=1;   // set both inputs to vref to determine the 
offset 
    //cap_a_out <= 1'b0; 
    mreset_preamp <= 0; 
   end 
   
 
  5'b00101: begin 
    state <= 5'b00110; 
    charge_ctrl <= 1; 
    cap_a_out <= 0; 
         
   end 
     
  5'b00110: begin 
    charge_ctrl <= 0; 
    //latch_ctrl <= 1; 
    state <= 5'b11110; 
    end 
 
  5'b11110: begin 
    latch_ctrl <= 1; 
    state <= 5'b00111; 




  5'b00111: begin 
    if (!keep) switch_input_mems <= 1; 
                  state <= 5'b01000; 
    mvref_set <= 0; 
    mreset_preamp <= 1; 
    end 
 
//discharge capacitors state 
  5'b01000: begin    
      cap_a_out <= 1'b1; 
      cap_b_out <= 1'b1; 
      latch_ctrl <= 1'b0; 
      state <= 5'b01010; 
      charge_ctrl <= 0; 
      settle_counter <= 0; 
      demux_ctrl <= 1'b0; 
      mreset_preamp <= 0; 
       
    end 
 
     
     
  //charge 1st cap to cut address 
  5'b01010: begin    
                         
       
       
      charge_ctrl <= 0;   
   
      //cap_b_out <= 1'b0; 
      demux_ctrl <= 1'b0; 
      eight_out <= eight_choose_four_out; 
      if (settle_counter == 5) begin 
  
      state <= 5'b01011; 
      end 
      settle_counter <= settle_counter + 1; 
     end 
 
  5'b01011: begin 
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   cap_b_out <= 0; 
   charge_ctrl <= 1; 
   state <=5'b11101; 
   settle_counter <= 0; 
   end 
 
  5'b11101: begin 
      charge_ctrl <= 0; 
      mreset_preamp <= 1; 
      state <= 5'b01100; 
      end 
 
  5'b01100: begin 
    charge_ctrl <= 0; 
    demux_ctrl <= 1; 
    state <= 5'b01101; 
    mvref_set <=1;   // set both inputs to vref to determine the 
offset 
    //cap_a_out <= 1'b0; 
    mreset_preamp <= 0; 
   end 
   
 
  5'b01101: begin 
    state <= 5'b01110; 
    charge_ctrl <= 1; 
    //mreset_preamp <= 0; 
    cap_a_out <= 0; 
   end 
     
  5'b01110: begin 
    charge_ctrl <= 0; 
    //latch_ctrl <= 1; 
    state <= 5'b11111; 
    end 
 
  5'b11111: begin 
    latch_ctrl <= 1; 
    state <= 5'b01111; 
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    end 
 
  5'b01111: begin 
    if (!keep) switch_input_cut <= 1; 
                  state <= 5'b10000; 
    mvref_set <= 0; 
    mreset_preamp <= 1; 
    end 
    
     
   
//discharge capacitors state 
  5'b10000: begin    
      cap_a_out <= 1'b1; 
      cap_b_out <= 1'b1; 
      latch_ctrl <= 1'b0; 
      state <= 5'b10001; 
      charge_ctrl <= 0; 
      settle_counter <= 0; 
      demux_ctrl <= 1'b0; 
      mreset_preamp <= 0; 
       
    end 
 
     
     
  //charge 1st cap to memory address 
  5'b10001: begin    
                         
       
       
      charge_ctrl <= 0;   
   
      //cap_b_out <= 1'b0; 
      demux_ctrl <= 1'b0; 
      eight_out <= memory; 
      if (settle_counter == 5) begin 
  
      state <= 5'b10010; 
      end 
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      settle_counter <= settle_counter + 1; 
      if (switch_input_mems) 
       mswitch_comp <= 1; 
     end 
 
  5'b10010: begin 
    
    
   charge_ctrl <= 1; 
   cap_b_out <= 0; 
   state <=5'b10011; 
   settle_counter <= 0; 
   end 
 
  5'b10011: begin 
    charge_ctrl <= 0; 
    demux_ctrl <= 1; 
    state <= 5'b10100; 
    mswitch_comp <= 0; 
    mreset_preamp <= 1; 
    //mreset_preamp <= 1; 
    //mvref_set <=1;   // set both inputs to vref to determine 
the offset 
   end 
   




  //charge 2nd cap to permute address  
  5'b10100: begin 
      
      
     mreset_preamp <= 0; 
     charge_ctrl <= 0;  
     //cap_a_out <= 1'b0; 
     eight_out <= eight_choose_four_out;  
     if (settle_counter == 5) begin   
      state <= 5'b10101; 
      end 
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      settle_counter <= settle_counter + 1;
  
     if (switch_input_cut) 
       mswitch_comp <= 1;  
       
          
    end 
 
  //dummy 
  5'b10101: begin 
  cap_a_out <= 0; 
  charge_ctrl <= 1; 
  state <= 5'b10110; 
  end 
 
 
               5'b10110: begin 
  charge_ctrl <= 0; 
  state <= 5'b10111; 
  //dum_b <=0; 
  end 
 
     
  //50 ns for compare stateb0 <= 16'h0000; 
  5'b10111: begin   
    //dum_a = 1; 
    //dum_b = 1; 
      mswitch_comp <= 0; 
      //charge_ctrl <= 1'b0; 
      latch_ctrl <= 1'b1; 
      state <= 5'b11000; 
      permutation_ready <= 1'b0; 
  
     
    end 
   
  //compare result state and change address if smaller 
  5'b11000: begin   
       
      if (keep) begin // change address 
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      memory <= eight_out; 
                                                if (!limit) 
                                                change_counter <= 0; 
     end 
      else change_counter <= change_counter 
+ 1; 
      //change_counter <= change_counter + 
1; 
       
      if (change_counter == stre) begin 
      state <= 5'b11001; 
                                                if (analog_switch != 126) 
      output_switch <= output_switch + 1; 
      change_counter <= 0; 
      end 
      else state <= 0; 
       
             permutation_ready <= 0; 
      //state <= 0; 
     
    end 
 
  5'b11001: begin 
    memory_store <= 1; 
    case (analog_switch) 
    0: begin 
    not_calibrate <= 127'h7ffffffffffffffffffffffffffffffd; 
    end 
 
    1: begin 
    not_calibrate <= 127'h7ffffffffffffffffffffffffffffffb; 
    end 
 
    2: begin 
    not_calibrate <= 127'h7ffffffffffffffffffffffffffffff7; 
    end 
 
    3: begin 
    not_calibrate <= 127'h7fffffffffffffffffffffffffffffef; 




    4: begin 
    not_calibrate <= 127'h7fffffffffffffffffffffffffffffdf; 
    end 
 
    5: begin 
    not_calibrate <= 127'h7fffffffffffffffffffffffffffffbf; 
    end 
 
    not_calibrate <= 127'h7fffffffffffffffffffffffffffff7f; 
    end 
 
    7: begin 
    not_calibrate <= 127'h7ffffffffffffffffffffffffffffeff; 
    end 
 
    8: begin 
    not_calibrate <= 127'h7ffffffffffffffffffffffffffffdff; 
    end 
 
    9: begin 
    not_calibrate <= 127'h7ffffffffffffffffffffffffffffbff; 
    end 
 
    10: begin 
    not_calibrate <= 127'h7ffffffffffffffffffffffffffff7ff; 
    end 
 
    11: begin 
    not_calibrate <= 127'h7fffffffffffffffffffffffffffefff; 
    end 
 
    12: begin 
    not_calibrate <= 127'h7fffffffffffffffffffffffffffdfff; 
    end 
 
    13: begin 
    not_calibrate <= 127'h7fffffffffffffffffffffffffffbfff; 




    14: begin 
    not_calibrate <= 127'h7fffffffffffffffffffffffffff7fff; 
    end 
 
    15: begin 
    not_calibrate <= 127'h7ffffffffffffffffffffffffffeffff; 
    end 
 
    16: begin 
    not_calibrate <= 127'h7ffffffffffffffffffffffffffdffff; 
    end 
 
    17: begin 
    not_calibrate <= 127'h7ffffffffffffffffffffffffffbffff; 
    end 
 
    18: begin 
    not_calibrate <= 127'h7ffffffffffffffffffffffffff7ffff; 
    end 
 
    19: begin 
    not_calibrate <= 127'h7fffffffffffffffffffffffffefffff; 
    end 
 
    20: begin 
    not_calibrate <= 127'h7fffffffffffffffffffffffffdfffff; 
    end 
 
    21: begin 
    not_calibrate <= 127'h7fffffffffffffffffffffffffbfffff; 
    end 
 
    22: begin 
    not_calibrate <= 127'h7fffffffffffffffffffffffff7fffff; 
    end 
 
    23: begin 
    not_calibrate <= 127'h7ffffffffffffffffffffffffeffffff; 




    24: begin 
    not_calibrate <= 127'h7ffffffffffffffffffffffffdffffff; 
    end 
 
    25: begin 
    not_calibrate <= 127'h7ffffffffffffffffffffffffbffffff; 
    end 
 
    26: begin 
    not_calibrate <= 127'h7ffffffffffffffffffffffff7ffffff; 
    end 
 
    27: begin 
    not_calibrate <= 127'h7fffffffffffffffffffffffefffffff; 
    end 
 
    28: begin 
    not_calibrate <= 127'h7fffffffffffffffffffffffdfffffff; 
    end 
 
    29: begin 
    not_calibrate <= 127'h7fffffffffffffffffffffffbfffffff; 
    end 
 
    30: begin 
    not_calibrate <= 127'h7fffffffffffffffffffffff7fffffff; 
    end 
 
    31: begin 
    not_calibrate <= 127'h7ffffffffffffffffffffffeffffffff; 
    end 
 
    32: begin 
    not_calibrate <= 127'h7ffffffffffffffffffffffdffffffff; 
    end 
 
    33: begin 
    not_calibrate <= 127'h7ffffffffffffffffffffffbffffffff; 




    34: begin 
    not_calibrate <= 127'h7ffffffffffffffffffffff7ffffffff; 
    end 
 
    35: begin 
    not_calibrate <= 127'h7fffffffffffffffffffffefffffffff; 
    end 
 
    36: begin 
    not_calibrate <= 127'h7fffffffffffffffffffffdfffffffff; 
    end 
 
    37: begin 
    not_calibrate <= 127'h7fffffffffffffffffffffbfffffffff; 
    end 
 
    38: begin 
    not_calibrate <= 127'h7fffffffffffffffffffff7fffffffff; 
    end 
 
    39: begin 
    not_calibrate <= 127'h7ffffffffffffffffffffeffffffffff; 
    end 
 
    40: begin 
    not_calibrate <= 127'h7ffffffffffffffffffffdffffffffff; 
    end 
 
    41: begin 
    not_calibrate <= 127'h7ffffffffffffffffffffbffffffffff; 
    end 
 
    42: begin 
    not_calibrate <= 127'h7ffffffffffffffffffff7ffffffffff; 
    end 
 
    43: begin 
    not_calibrate <= 127'h7fffffffffffffffffffefffffffffff; 




    44: begin 
    not_calibrate <= 127'h7fffffffffffffffffffdfffffffffff; 
    end 
 
    45: begin 
    not_calibrate <= 127'h7fffffffffffffffffffbfffffffffff; 
    end 
 
    46: begin 
    not_calibrate <= 127'h7fffffffffffffffffff7fffffffffff; 
    end 
 
    47: begin 
    not_calibrate <= 127'h7ffffffffffffffffffeffffffffffff; 
    end 
 
    48: begin 
    not_calibrate <= 127'h7ffffffffffffffffffdffffffffffff; 
    end 
 
    49: begin 
    not_calibrate <= 127'h7ffffffffffffffffffbffffffffffff; 
    end 
 
    50: begin 
    not_calibrate <= 127'h7ffffffffffffffffff7ffffffffffff; 
    end 
 
    51: begin 
    not_calibrate <= 127'h7fffffffffffffffffefffffffffffff; 
    end 
 
    52: begin 
    not_calibrate <= 127'h7fffffffffffffffffdfffffffffffff; 
    end 
 
    53: begin 
    not_calibrate <= 127'h7fffffffffffffffffbfffffffffffff; 




    54: begin 
    not_calibrate <= 127'h7fffffffffffffffff7fffffffffffff; 
    end 
 
    55: begin 
    not_calibrate <= 127'h7ffffffffffffffffeffffffffffffff; 
    end 
 
    56: begin 
    not_calibrate <= 127'h7ffffffffffffffffdffffffffffffff; 
    end 
 
    57: begin 
    not_calibrate <= 127'h7ffffffffffffffffbffffffffffffff; 
    end 
 
    58: begin 
    not_calibrate <= 127'h7ffffffffffffffff7ffffffffffffff; 
    end 
 
    59: begin 
    not_calibrate <= 127'h7fffffffffffffffefffffffffffffff; 
    end 
 
    60: begin 
    not_calibrate <= 127'h7fffffffffffffffdfffffffffffffff; 
    end 
 
    61: begin 
    not_calibrate <= 127'h7fffffffffffffffbfffffffffffffff; 
    end 
 
    62: begin 
    not_calibrate <= 127'h7fffffffffffffff7fffffffffffffff; 
    end 
 
    63: begin 
    not_calibrate <= 127'h7ffffffffffffffeffffffffffffffff; 





    64: begin 
    not_calibrate <= 127'h7ffffffffffffffdffffffffffffffff; 
    end 
 
 
    65: begin 
    not_calibrate <= 127'h7ffffffffffffffbffffffffffffffff; 
    end 
 
 
    66: begin 
    not_calibrate <= 127'h7ffffffffffffff7ffffffffffffffff; 
    end 
 
 
    67: begin 
    not_calibrate <= 127'h7fffffffffffffefffffffffffffffff; 
    end 
 
    68: begin 
    not_calibrate <= 127'h7fffffffffffffdfffffffffffffffff; 
    end 
 
    69: begin 
    not_calibrate <= 127'h7fffffffffffffbfffffffffffffffff; 
    end 
 
    70: begin 
    not_calibrate <= 127'h7fffffffffffff7fffffffffffffffff; 
    end 
 
    71: begin 
    not_calibrate <= 127'h7ffffffffffffeffffffffffffffffff; 
    end 
 
    72: begin 
    not_calibrate <= 127'h7ffffffffffffdffffffffffffffffff; 




    73: begin 
    not_calibrate <= 127'h7ffffffffffffbffffffffffffffffff; 
    end 
 
    74: begin 
    not_calibrate <= 127'h7ffffffffffff7ffffffffffffffffff; 
    end 
 
    75: begin 
    not_calibrate <= 127'h7fffffffffffefffffffffffffffffff; 
    end 
 
    76: begin 
    not_calibrate <= 127'h7fffffffffffdfffffffffffffffffff; 
    end 
 
    77: begin 
    not_calibrate <= 127'h7fffffffffffbfffffffffffffffffff; 
    end 
 
    78: begin 
    not_calibrate <= 127'h7fffffffffff7fffffffffffffffffff; 
    end 
 
    79: begin 
    not_calibrate <= 127'h7ffffffffffeffffffffffffffffffff; 
    end 
 
    80: begin 
    not_calibrate <= 127'h7ffffffffffdffffffffffffffffffff; 
    end 
 
    81: begin 
    not_calibrate <= 127'h7ffffffffffbffffffffffffffffffff; 
    end 
 
    82: begin 
    not_calibrate <= 127'h7ffffffffff7ffffffffffffffffffff; 




    83: begin 
    not_calibrate <= 127'h7fffffffffefffffffffffffffffffff; 
    end 
 
    84: begin 
    not_calibrate <= 127'h7fffffffffdfffffffffffffffffffff; 
    end 
 
    85: begin 
    not_calibrate <= 127'h7fffffffffbfffffffffffffffffffff; 
    end 
 
    86: begin 
    not_calibrate <= 127'h7fffffffff7fffffffffffffffffffff; 
    end 
 
    87: begin 
    not_calibrate <= 127'h7ffffffffeffffffffffffffffffffff; 
    end 
 
      88: begin 
    not_calibrate <= 127'h7ffffffffdffffffffffffffffffffff; 
    end 
 
    89: begin 
    not_calibrate <= 127'h7ffffffffbffffffffffffffffffffff; 
    end 
 
    90: begin 
    not_calibrate <= 127'h7ffffffff7ffffffffffffffffffffff; 
    end 
 
    91: begin 
    not_calibrate <= 127'h7fffffffefffffffffffffffffffffff; 
    end 
 
    92: begin 
    not_calibrate <= 127'h7fffffffdfffffffffffffffffffffff; 




    93: begin 
    not_calibrate <= 127'h7fffffffbfffffffffffffffffffffff; 
    end 
 
    94: begin 
    not_calibrate <= 127'h7fffffff7fffffffffffffffffffffff; 
    end 
 
    95: begin 
    not_calibrate <= 127'h7ffffffeffffffffffffffffffffffff; 
    end 
 
    96: begin 
    not_calibrate <= 127'h7ffffffdffffffffffffffffffffffff; 
    end 
 
    97: begin 
    not_calibrate <= 127'h7ffffffbffffffffffffffffffffffff; 
    end 
 
    98: begin 
    not_calibrate <= 127'h7ffffff7ffffffffffffffffffffffff; 
    end 
 
    99: begin 
    not_calibrate <= 127'h7fffffefffffffffffffffffffffffff; 
    end 
 
    100: begin 
    not_calibrate <= 127'h7fffffdfffffffffffffffffffffffff; 
    end 
 
    101: begin 
    not_calibrate <= 127'h7fffffbfffffffffffffffffffffffff; 
    end 
 
    102: begin 
    not_calibrate <= 127'h7fffff7fffffffffffffffffffffffff; 




    103: begin 
    not_calibrate <= 127'h7ffffeffffffffffffffffffffffffff; 
    end 
 
    104: begin 
    not_calibrate <= 127'h7ffffdffffffffffffffffffffffffff; 
    end 
 
    105: begin 
    not_calibrate <= 127'h7ffffbffffffffffffffffffffffffff; 
    end 
 
    106: begin 
    not_calibrate <= 127'h7ffff7ffffffffffffffffffffffffff; 
    end 
 
    107: begin 
    not_calibrate <= 127'h7fffefffffffffffffffffffffffffff; 
    end 
 
    108: begin 
    not_calibrate <= 127'h7fffdfffffffffffffffffffffffffff; 
    end 
 
    109: begin 
    not_calibrate <= 127'h7fffbfffffffffffffffffffffffffff; 
    end 
 
    110: begin 
    not_calibrate <= 127'h7fff7fffffffffffffffffffffffffff; 
    end 
 
    111: begin 
    not_calibrate <= 127'h7ffeffffffffffffffffffffffffffff; 
    end 
 
    112: begin 
    not_calibrate <= 127'h7ffdffffffffffffffffffffffffffff; 




    113: begin 
    not_calibrate <= 127'h7ffbffffffffffffffffffffffffffff; 
    end 
 
    114: begin 
    not_calibrate <= 127'h7ff7ffffffffffffffffffffffffffff; 
    end 
 
    115: begin 
    not_calibrate <= 127'h7fefffffffffffffffffffffffffffff; 
    end 
 
    116: begin 
    not_calibrate <= 127'h7fdfffffffffffffffffffffffffffff; 
    end 
 
    117: begin 
    not_calibrate <= 127'h7fbfffffffffffffffffffffffffffff; 
    end 
 
    118: begin 
    not_calibrate <= 127'h7f7fffffffffffffffffffffffffffff; 
    end 
 
    119: begin 
    not_calibrate <= 127'h7effffffffffffffffffffffffffffff; 
    end 
 
    120: begin 
    not_calibrate <= 127'h7dffffffffffffffffffffffffffffff; 
    end 
 
    121: begin 
    not_calibrate <= 127'h7bffffffffffffffffffffffffffffff; 
    end 
 
    122: begin 
    not_calibrate <= 127'h77ffffffffffffffffffffffffffffff; 




    123: begin 
    not_calibrate <= 127'h6fffffffffffffffffffffffffffffff; 
    end 
 
    124: begin 
    not_calibrate <= 127'h5fffffffffffffffffffffffffffffff; 
    end 
 
    125: begin 
    not_calibrate <= 127'h3fffffffffffffffffffffffffffffff; 
    end 
 
    endcase 
    analog_switch <= analog_switch + 1; 
    if (analog_switch == 127)  
     begin 
      permutation_ready <= 1; 
      calibration_complete <= 1; 
     end 
    else state <= 0; 
    end 
 
   
   
  default: state <= 5'b00000; 
endcase 
 
     
     
end 
end 









//Verilog HDL for "DAC_Design", "dsp_register_full_output" "functional" 
 
 
//Verilog HDL for "DAC_Design", "dsp_register_output" "functional" 
 
 
module dsp_register_full_output (clk, memory, memory_store, output_switch, eight_out, reset, 
out1, out2, out3, out4, out5, out6, out7, out8, out9, out10, out11, out12, out13, out14, out15, 
out16, out17, out18, out19, out20, out21, out22, out23, out24, out25, out26, out27, out28, 
out29, out30, out31, out32, out33, out34, out35, out36, out37, out38, out39, out40, out41, 
out42, out43, out44, out45, out46, out47, out48, out49, out50, out51, out52, out53, out54, 
out55, out56, out57, out58, out59, out60, out61, out62, out63, out64, out65, out66, out67, 
out68, out69, out70, out71, out72, out73, out74, out75, out76, out77, out78, out79, out80, 
out81, out82, out83, out84, out85, out86, out87, out88, out89, out90, out91, out92, out93, 
out94, out95, out96, out97, out98, out99, out100, out101, out102, out103, out104, out105, 
out106, out107, out108, out109, out110, out111, out112, out113, out114, out115, out116, 




input [15:0] memory, eight_out; 
input [6:0] output_switch; 
input clk, memory_store, calibration_complete, reset; 
 
 
output[15:0] out1, out2, out3, out4, out5, out6, out7, out8, out9, out10, out11, out12, out13, 
out14, out15, out16, out17, out18, out19, out20, out21, out22, out23, out24, out25, out26, 
out27, out28, out29, out30, out31, out32, out33, out34, out35, out36, out37, out38, out39, 
out40, out41, out42, out43, out44, out45, out46, out47, out48, out49, out50, out51, out52, 
out53, out54, out55, out56, out57, out58, out59, out60, out61, out62, out63, out64, out65, 
out66, out67, out68, out69, out70, out71, out72, out73, out74, out75, out76, out77, out78, 
out79, out80, out81, out82, out83, out84, out85, out86, out87, out88, out89, out90, out91, 
out92, out93, out94, out95, out96, out97, out98, out99, out100, out101, out102, out103, 
out104, out105, out106, out107, out108, out109, out110, out111, out112, out113, out114, 
out115, out116, out117, out118, out119, out120, out121, out122, out123, out124, out125, 
out126, out127, out128 ; 
 
reg[15:0] out1, out2, out3, out4, out5, out6, out7, out8, out9, out10, out11, out12, out13, out14, 
out15, out16, out17, out18, out19, out20, out21, out22, out23, out24, out25, out26, out27, 
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out28, out29, out30, out31, out32, out33, out34, out35, out36, out37, out38, out39, out40, 
out41, out42, out43, out44, out45, out46, out47, out48, out49, out50, out51, out52, out53, 
out54, out55, out56, out57, out58, out59, out60, out61, out62, out63, out64, out65, out66, 
out67, out68, out69, out70, out71, out72, out73, out74, out75, out76, out77, out78, out79, 
out80, out81, out82, out83, out84, out85, out86, out87, out88, out89, out90, out91, out92, 
out93, out94, out95, out96, out97, out98, out99, out100, out101, out102, out103, out104, 
out105, out106, out107, out108, out109, out110, out111, out112, out113, out114, out115, 
out116, out117, out118, out119, out120, out121, out122, out123, out124, out125, out126, 
out127, out128 ; 
 
reg [6:0] analog_switch; 
 
always @(negedge reset) 
if (!reset)  //out65 used as reference. 
begin 
out1 <= 16'hff00; 
out2 <= 16'hff00; 
out3 <= 16'hff00; 
out4 <= 16'hff00; 
out5 <= 16'hff00; 
out6 <= 16'hff00; 
out7 <= 16'hff00; 
out8 <= 16'hff00; 
out9 <= 16'hff00; 
out10 <= 16'hff00; 
out11 <= 16'hff00; 
out12 <= 16'hff00; 
out13 <= 16'hff00; 
out14 <= 16'hff00; 
out15 <= 16'hff00; 
out16 <= 16'hff00; 
out17 <= 16'hff00; 
out18 <= 16'hff00; 
out19 <= 16'hff00; 
out20 <= 16'hff00; 
out21 <= 16'hff00; 
out22 <= 16'hff00; 
out23 <= 16'hff00; 
out24 <= 16'hff00; 
out25 <= 16'hff00; 
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out26 <= 16'hff00; 
out27 <= 16'hff00; 
out28 <= 16'hff00; 
out29 <= 16'hff00; 
out30 <= 16'hff00; 
out31 <= 16'hff00; 
out32 <= 16'hff00; 
out33 <= 16'hff00; 
out34 <= 16'hff00; 
out35 <= 16'hff00; 
out36 <= 16'hff00; 
out37 <= 16'hff00; 
out38 <= 16'hff00; 
out39 <= 16'hff00; 
out40 <= 16'hff00; 
out41 <= 16'hff00; 
out42 <= 16'hff00; 
out43 <= 16'hff00; 
out44 <= 16'hff00; 
out45 <= 16'hff00; 
out46 <= 16'hff00; 
out47 <= 16'hff00; 
out48 <= 16'hff00; 
out49 <= 16'hff00; 
out50 <= 16'hff00; 
out51 <= 16'hff00; 
out52 <= 16'hff00; 
out53 <= 16'hff00; 
out54 <= 16'hff00; 
out55 <= 16'hff00; 
out56 <= 16'hff00; 
out57 <= 16'hff00; 
out58 <= 16'hff00; 
out59 <= 16'hff00; 
out60 <= 16'hff00; 
out61 <= 16'hff00; 
out62 <= 16'hff00; 
out63 <= 16'hff00; 
out64 <= 16'hff00; 
out65 <= 16'hf0f0; 
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out66 <= 16'hff00; 
out67 <= 16'hff00; 
out68 <= 16'hff00; 
out69 <= 16'hff00; 
out70 <= 16'hff00; 
out71 <= 16'hff00; 
out72 <= 16'hff00; 
out73 <= 16'hff00; 
out74 <= 16'hff00; 
out75 <= 16'hff00; 
out76 <= 16'hff00; 
out77 <= 16'hff00; 
out78 <= 16'hff00; 
out79 <= 16'hff00; 
out80 <= 16'hff00; 
out81 <= 16'hff00; 
out82 <= 16'hff00; 
out83 <= 16'hff00; 
out84 <= 16'hff00; 
out85 <= 16'hff00; 
out86 <= 16'hff00; 
out87 <= 16'hff00; 
out88 <= 16'hff00; 
out89 <= 16'hff00; 
out90 <= 16'hff00; 
out91 <= 16'hff00; 
out92 <= 16'hff00; 
out93 <= 16'hff00; 
out94 <= 16'hff00; 
out95 <= 16'hff00; 
out96 <= 16'hff00; 
out97 <= 16'hff00; 
out98 <= 16'hff00; 
out99 <= 16'hff00; 
out100 <= 16'hff00; 
out101 <= 16'hff00; 
out102 <= 16'hff00; 
out103 <= 16'hff00; 
out104 <= 16'hff00; 
out105 <= 16'hff00; 
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out106 <= 16'hff00; 
out107 <= 16'hff00; 
out108 <= 16'hff00; 
out109 <= 16'hff00; 
out110 <= 16'hff00; 
out111 <= 16'hff00; 
out112 <= 16'hff00; 
out113 <= 16'hff00; 
out114 <= 16'hff00; 
out115 <= 16'hff00; 
out116 <= 16'hff00; 
out117 <= 16'hff00; 
out118 <= 16'hff00; 
out119 <= 16'hff00; 
out120 <= 16'hff00; 
out121 <= 16'hff00; 
out122 <= 16'hff00; 
out123 <= 16'hff00; 
out124 <= 16'hff00; 
out125 <= 16'hff00; 
out126 <= 16'hff00; 
out127 <= 16'hff00; 




always @(posedge clk)begin 
 
if (!reset)  //out65 used as reference. 
begin 
out1 <= 16'hff00; 
out2 <= 16'hff00; 
out3 <= 16'hff00; 
out4 <= 16'hff00; 
out5 <= 16'hff00; 
out6 <= 16'hff00; 
out7 <= 16'hff00; 
out8 <= 16'hff00; 
out9 <= 16'hff00; 
out10 <= 16'hff00; 
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out11 <= 16'hff00; 
out12 <= 16'hff00; 
out13 <= 16'hff00; 
out14 <= 16'hff00; 
out15 <= 16'hff00; 
out16 <= 16'hff00; 
out17 <= 16'hff00; 
out18 <= 16'hff00; 
out19 <= 16'hff00; 
out20 <= 16'hff00; 
out21 <= 16'hff00; 
out22 <= 16'hff00; 
out23 <= 16'hff00; 
out24 <= 16'hff00; 
out25 <= 16'hff00; 
out26 <= 16'hff00; 
out27 <= 16'hff00; 
out28 <= 16'hff00; 
out29 <= 16'hff00; 
out30 <= 16'hff00; 
out31 <= 16'hff00; 
out32 <= 16'hff00; 
out33 <= 16'hff00; 
out34 <= 16'hff00; 
out35 <= 16'hff00; 
out36 <= 16'hff00; 
out37 <= 16'hff00; 
out38 <= 16'hff00; 
out39 <= 16'hff00; 
out40 <= 16'hff00; 
out41 <= 16'hff00; 
out42 <= 16'hff00; 
out43 <= 16'hff00; 
out44 <= 16'hff00; 
out45 <= 16'hff00; 
out46 <= 16'hff00; 
out47 <= 16'hff00; 
out48 <= 16'hff00; 
out49 <= 16'hff00; 
out50 <= 16'hff00; 
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out51 <= 16'hff00; 
out52 <= 16'hff00; 
out53 <= 16'hff00; 
out54 <= 16'hff00; 
out55 <= 16'hff00; 
out56 <= 16'hff00; 
out57 <= 16'hff00; 
out58 <= 16'hff00; 
out59 <= 16'hff00; 
out60 <= 16'hff00; 
out61 <= 16'hff00; 
out62 <= 16'hff00; 
out63 <= 16'hff00; 
out64 <= 16'hff00; 
out65 <= 16'hf0f0; 
out66 <= 16'hff00; 
out67 <= 16'hff00; 
out68 <= 16'hff00; 
out69 <= 16'hff00; 
out70 <= 16'hff00; 
out71 <= 16'hff00; 
out72 <= 16'hff00; 
out73 <= 16'hff00; 
out74 <= 16'hff00; 
out75 <= 16'hff00; 
out76 <= 16'hff00; 
out77 <= 16'hff00; 
out78 <= 16'hff00; 
out79 <= 16'hff00; 
out80 <= 16'hff00; 
out81 <= 16'hff00; 
out82 <= 16'hff00; 
out83 <= 16'hff00; 
out84 <= 16'hff00; 
out85 <= 16'hff00; 
out86 <= 16'hff00; 
out87 <= 16'hff00; 
out88 <= 16'hff00; 
out89 <= 16'hff00; 
out90 <= 16'hff00; 
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out91 <= 16'hff00; 
out92 <= 16'hff00; 
out93 <= 16'hff00; 
out94 <= 16'hff00; 
out95 <= 16'hff00; 
out96 <= 16'hff00; 
out97 <= 16'hff00; 
out98 <= 16'hff00; 
out99 <= 16'hff00; 
out100 <= 16'hff00; 
out101 <= 16'hff00; 
out102 <= 16'hff00; 
out103 <= 16'hff00; 
out104 <= 16'hff00; 
out105 <= 16'hff00; 
out106 <= 16'hff00; 
out107 <= 16'hff00; 
out108 <= 16'hff00; 
out109 <= 16'hff00; 
out110 <= 16'hff00; 
out111 <= 16'hff00; 
out112 <= 16'hff00; 
out113 <= 16'hff00; 
out114 <= 16'hff00; 
out115 <= 16'hff00; 
out116 <= 16'hff00; 
out117 <= 16'hff00; 
out118 <= 16'hff00; 
out119 <= 16'hff00; 
out120 <= 16'hff00; 
out121 <= 16'hff00; 
out122 <= 16'hff00; 
out123 <= 16'hff00; 
out124 <= 16'hff00; 
out125 <= 16'hff00; 
out126 <= 16'hff00; 
out127 <= 16'hff00; 








case (output_switch)   
 
0:begin  
  out1 <= eight_out; 
  analog_switch <= 0; 
  end 
1: out2 <= eight_out; 
2: out3 <= eight_out; 
3: out4 <= eight_out; 
4: out5 <= eight_out; 
5: out6 <= eight_out; 
6: out7 <= eight_out; 
7: out8 <= eight_out; 
8: out9 <= eight_out; 
9: out10 <= eight_out; 
10: out11 <= eight_out; 
11: out12 <= eight_out; 
12: out13 <= eight_out; 
13: out14 <= eight_out; 
14: out15 <= eight_out; 
15: out16 <= eight_out; 
16: out17 <= eight_out; 
17: out18 <= eight_out; 
18: out19 <= eight_out; 
19: out20 <= eight_out; 
20: out21 <= eight_out; 
21: out22 <= eight_out; 
22: out23 <= eight_out; 
23: out24 <= eight_out; 
24: out25 <= eight_out; 
25: out26 <= eight_out; 
26: out27 <= eight_out; 
27: out28 <= eight_out; 
28: out29 <= eight_out; 
29: out30 <= eight_out; 
30: out31 <= eight_out; 
31: out32 <= eight_out; 
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32: out33 <= eight_out; 
33: out34 <= eight_out; 
34: out35 <= eight_out; 
35: out36 <= eight_out; 
36: out37 <= eight_out; 
37: out38 <= eight_out; 
38: out39 <= eight_out; 
39: out40 <= eight_out; 
40: out41 <= eight_out; 
41: out42 <= eight_out; 
42: out43 <= eight_out; 
43: out44 <= eight_out; 
44: out45 <= eight_out; 
45: out46 <= eight_out; 
46: out47 <= eight_out; 
47: out48 <= eight_out; 
48: out49 <= eight_out; 
49: out50 <= eight_out; 
50: out51 <= eight_out; 
51: out52 <= eight_out; 
52: out53 <= eight_out; 
53: out54 <= eight_out; 
54: out55 <= eight_out; 
55: out56 <= eight_out; 
56: out57 <= eight_out; 
57: out58 <= eight_out; 
58: out59 <= eight_out; 
59: out60 <= eight_out; 
60: out61 <= eight_out; 
61: out62 <= eight_out; 
62: out63 <= eight_out; 
63: out64 <= eight_out; 
64: out66 <= eight_out; 
65: out67 <= eight_out; 
66: out68 <= eight_out; 
67: out69 <= eight_out; 
68: out70 <= eight_out; 
69: out71 <= eight_out; 
70: out72 <= eight_out; 
71: out73 <= eight_out; 
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72: out74 <= eight_out; 
73: out75 <= eight_out; 
74: out76 <= eight_out; 
75: out77 <= eight_out; 
76: out78 <= eight_out; 
77: out79 <= eight_out; 
78: out80 <= eight_out; 
79: out81 <= eight_out; 
80: out82 <= eight_out; 
81: out83 <= eight_out; 
82: out84 <= eight_out; 
83: out85 <= eight_out; 
84: out86 <= eight_out; 
85: out87 <= eight_out; 
86: out88 <= eight_out; 
87: out89 <= eight_out; 
88: out90 <= eight_out; 
89: out91 <= eight_out; 
90: out92 <= eight_out; 
91: out93 <= eight_out; 
92: out94 <= eight_out; 
93: out95 <= eight_out; 
94: out96 <= eight_out; 
95: out97 <= eight_out; 
96: out98 <= eight_out; 
97: out99 <= eight_out; 
98: out100 <= eight_out; 
99: out101 <= eight_out; 
100: out102 <= eight_out; 
101: out103 <= eight_out; 
102: out104 <= eight_out; 
103: out105 <= eight_out; 
104: out106 <= eight_out; 
105: out107 <= eight_out; 
106: out108 <= eight_out; 
107: out109 <= eight_out; 
108: out110 <= eight_out; 
109: out111 <= eight_out; 
110: out112 <= eight_out; 
111: out113 <= eight_out; 
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112: out114 <= eight_out; 
113: out115 <= eight_out; 
114: out116 <= eight_out; 
115: out117 <= eight_out; 
116: out118 <= eight_out; 
117: out119 <= eight_out; 
118: out120 <= eight_out; 
119: out121 <= eight_out; 
120: out122 <= eight_out; 
121: out123 <= eight_out; 
122: out124 <= eight_out; 
123: out125 <= eight_out; 
124: out126 <= eight_out; 
125: out127 <= eight_out; 
126: out128 <= eight_out; 
 






    0: begin 
     out1 <= memory; 
    end 
 
    1: begin 
     out2 <= memory; 
    end 
 
    2: begin 
     out3 <= memory; 
    end 
 
    3: begin 
     out4 <= memory; 
    end 
 
    4: begin 
     out5 <= memory; 
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    end 
 
    5: begin 
     out6 <= memory; 
     end 
 
    6: begin 
     out7 <= memory; 
     end 
 
    7: begin 
     out8 <= memory; 
     end 
 
    8: begin 
     out9 <= memory; 
     end 
 
    9: begin 
     out10 <= memory; 
     end 
 
    10: begin 
     out11 <= memory; 
     end 
 
    11: begin 
     out12 <= memory; 
     end 
 
    12: begin 
     out13 <= memory; 
     end 
 
    13: begin 
     out14 <= memory; 
     end 
 
    14: begin 
     out15 <= memory; 
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     end 
 
    15: begin 
     out16 <= memory; 
     end 
 
    16: begin 
     out17 <= memory; 
     end 
 
    17: begin 
     out18 <= memory; 
     end 
 
    18: begin 
     out19 <= memory; 
     end 
 
    19: begin 
     out20 <= memory; 
     end 
 
    20: begin 
     out21 <= memory; 
     end 
 
    21: begin 
     out22 <= memory; 
     end 
 
    22: begin 
     out23 <= memory; 
     end 
 
    23: begin 
     out24 <= memory; 
     end 
 
    24: begin 
     out25 <= memory; 
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     end 
 
    25: begin 
     out26 <= memory; 
     end 
 
    26: begin 
     out27 <= memory; 
     end 
 
    27: begin 
     out28 <= memory; 
     end 
 
    28: begin 
     out29 <= memory; 
     end 
 
    29: begin 
     out30 <= memory; 
     end 
 
    30: begin 
     out31 <= memory; 
     end 
 
    31: begin 
     out32 <= memory; 
     end 
 
    32: begin 
     out33 <= memory; 
     end 
 
    33: begin 
     out34 <= memory; 
     end 
 
    34: begin 
     out35 <= memory; 
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     end 
 
    35: begin 
     out36 <= memory; 
     end 
 
    36: begin 
     out37 <= memory; 
     end 
 
    37: begin 
     out38 <= memory; 
     end 
 
    38: begin 
     out39 <= memory; 
     end 
 
    39: begin 
     out40 <= memory; 
     end 
 
    40: begin 
     out41 <= memory; 
     end 
 
    41: begin 
     out42 <= memory; 
     end 
 
    42: begin 
     out43 <= memory; 
     end 
 
    43: begin 
     out44 <= memory; 
     end 
 
    44: begin 
     out45 <= memory; 
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     end 
 
    45: begin 
     out46 <= memory; 
     end 
 
    46: begin 
     out47 <= memory; 
     end 
 
    47: begin 
     out48 <= memory; 
     end 
 
    48: begin 
     out49 <= memory; 
     end 
 
    49: begin 
     out50 <= memory; 
     end 
 
    50: begin 
     out51 <= memory; 
     end 
 
    51: begin 
     out52 <= memory; 
     end 
 
    52: begin 
     out53 <= memory; 
     end 
 
    53: begin 
     out54 <= memory; 
     end 
 
    54: begin 
     out55 <= memory; 
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     end 
 
    55: begin 
     out56 <= memory; 
     end 
 
    56: begin 
     out57 <= memory; 
     end 
 
    57: begin 
     out58 <= memory; 
     end 
 
    58: begin 
     out59 <= memory; 
     end 
 
    59: begin 
     out60 <= memory; 
     end 
 
    60: begin 
     out61 <= memory; 
     end 
 
    61: begin 
     out62 <= memory; 
     end 
 
    62: begin 
     out63 <= memory; 
     end 
 
    63: begin 
     out64 <= memory; 
     end 
     
    64: begin 
     out66 <= memory; 
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     end 
 
    65: begin 
     out67 <= memory; 
     end 
 
    66: begin 
     out68 <= memory; 
     end 
 
    67: begin 
     out69 <= memory; 
     end 
 
    68: begin 
     out70 <= memory; 
     end 
 
    69: begin 
     out71 <= memory; 
     end 
 
    70: begin 
     out72 <= memory; 
     end 
 
    71: begin 
     out73 <= memory; 
     end 
 
    72: begin 
     out74 <= memory; 
     end 
 
    73: begin 
     out75 <= memory; 
     end 
 
    74: begin 
     out76 <= memory; 
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     end 
 
    75: begin 
     out77 <= memory; 
     end 
 
    76: begin 
     out78 <= memory; 
     end 
 
    77: begin 
     out79 <= memory; 
     end 
 
    78: begin 
     out80 <= memory; 
     end 
 
    79: begin 
     out81 <= memory; 
     end 
    80: begin 
     out82 <= memory; 
     end 
 
    81: begin 
     out83 <= memory; 
     end 
 
    82: begin 
     out84 <= memory; 
     end 
 
    83: begin 
     out85 <= memory; 
     end 
 
    84: begin 
     out86 <= memory; 




    85: begin 
     out87 <= memory; 
     end 
 
    86: begin 
     out88 <= memory; 
     end 
 
    87: begin 
     out89 <= memory; 
     end 
 
    88: begin 
     out90 <= memory; 
     end 
 
    89: begin 
     out91 <= memory; 
     end 
 
    90: begin 
     out92 <= memory; 
     end 
 
    91: begin 
     out93 <= memory; 
     end 
 
    92: begin 
     out94 <= memory; 
     end 
 
    93: begin 
     out95 <= memory; 
     end 
 
    94: begin 
     out96 <= memory; 




    95: begin 
     out97 <= memory; 
     end 
 
    96: begin 
     out98 <= memory; 
     end 
 
    97: begin 
     out99 <= memory; 
     end 
 
    98: begin 
     out100 <= memory; 
     end 
 
    99: begin 
     out101 <= memory; 
     end 
 
    100: begin 
     out102 <= memory; 
     end 
 
    101: begin 
     out103 <= memory; 
     end 
 
    102: begin 
     out104 <= memory; 
     end 
 
    103: begin 
     out105 <= memory; 
     end 
 
    104: begin 
     out106 <= memory; 




    105: begin 
     out107 <= memory; 
     end 
 
    106: begin 
     out108 <= memory; 
     end 
 
    107: begin 
     out109 <= memory; 
     end 
 
    108: begin 
     out110 <= memory; 
     end 
 
    109: begin 
     out111 <= memory; 
     end 
 
    110: begin 
     out112 <= memory; 
     end 
 
    111: begin 
     out113 <= memory; 
     end 
 
    112: begin 
     out114 <= memory; 
     end 
 
    113: begin 
     out115 <= memory; 
     end 
 
    114: begin 
     out116 <= memory; 




    115: begin 
     out117 <= memory; 
     end 
 
    116: begin 
     out118 <= memory; 
     end 
 
    117: begin 
     out119 <= memory; 
     end 
 
    118: begin 
     out120 <= memory; 
     end 
 
    119: begin 
     out121 <= memory; 
     end 
 
    120: begin 
     out122 <= memory; 
     end 
 
    121: begin 
     out123 <= memory; 
     end 
 
    122: begin 
     out124 <= memory; 
     end 
 
    123: begin 
     out125 <= memory; 
     end 
 
    124: begin 
     out126 <= memory; 




    125: begin 
     out127 <= memory; 
     end 
 
    126: begin 
     out128 <= memory; 
     end 
 
     
 
    endcase 
    analog_switch <= analog_switch + 1; 
 
end 























APPENDIX D: TCL SCRIPT USED FOR SYNTHESIS 
Calibration Controller Synthesis: 
 
set SYNOPSYS [getenv SYNOPSYS] 
  set STDCELL_LIB "scx3_cmos8rf_rvt_tt_1p2v_25c.db" 
 
  set link_force_case "check_reference"; 
  set bus_naming_style "%s\[%d\]" 
  set bus_dimension_separator_style "\]\[" 
  set bus_inference_style "%s\[%d\]" 
   
#************************************************************************** 




   set TOP "DSP_16_bits_Final" 
   define_design_lib WORK -path "./${TOP}/syn" 
   read_file -f verilog verilog.v 
#   analyze -format verilog "mod2.v"  
#   elaborate ${TOP} 
   current_design ${TOP} 




#* set variables 
#**************************************************************************
**/ 
set WORST_OP_CONDS WORST 
set BEST_OP_CONDS BEST 
 
 
#set DRIVE_CELL BUF2 
#set ALL_EX_CLK [remove_from_collection [all_inputs] [get_ports *clk*]] 









create_clock -period 10000 -name ref_clk [get_ports clk] 
#create_clock -period 50 -name trgr_clk [get_ports clk_trgr] 









set_input_delay -max 5 -clock ref_clk [get_ports keep] 
set_input_delay -max 2 -clock ref_clk [get_ports MASTER_ENABLE] 




   
#set_input_delay -max 20 -clock trgr_clk -add_delay [get_ports hld] 
 
 
set_output_delay -max 20 -clock ref_clk [get_ports cap_a_out] 
set_output_delay -max 20 -clock ref_clk [get_ports cap_b_out] 
set_output_delay -max 20 -clock ref_clk [get_ports demux_ctrl] 
set_output_delay -max 20 -clock ref_clk [get_ports charge_ctrl] 





set_drive 0 clk* 
set_driving_cell -lib_cell $DRIVE_CELL -pin Q $ALL_EX_CLK 
#set_max_capacitance $MAX_INPUT_LOAD $ALL_EX_CLK 
#set_load [expr $MAX_INPUT_LOAD * 3] [all_outputs]  









#set_operating_conditions -max $WORST_OP_CONDS  
set_wire_load_mode enclosed 
 
    
#**************************************************************************
** 
#* Synthesize and optimize the design 
#**************************************************************************
**/ 
   set verilogout_no_tri true 
   set_fix_multiple_port_nets -all -buffer_constants  
   set_simple_compile_mode true 





#* Set up holdtime constraint 
#**************************************************************************
**/ 
#set_input_delay -min 0.3 -clock ref_clk $ALL_EX_CLK 
#set_input_delay -min 0.3 -clock trgr_clk $ALL_EX_CLK 
#set_output_delay -min -0.2 -clock ref_clk [all_outputs] 
#set_output_delay -min -0.2 -clock trgr_clk [all_outputs] 
set_max_transition 0.5 $ALL_EX_CLK 
 
 
#fix min violations 
#set_fix_hold [all_clocks] 










#   report_name_rules chrontel_name_rules 
#   change_names -rules chrontel_name_rules -hierarchy -verbose 









   set_simple_compile_mode false 
   ungroup -all -flatten 
  # compile -inc -boundary_optimization 
   compile_ultra -area_high_effort_script -incremental 




#* Write Outputs 
#**************************************************************************
**/ 
   set_dont_touch [current_design] 
 
write -format ddc -hierarchy -output DSP_final.ddc 
report_timing > DSP_final.rpt 
report_constraints -all_violators > DSP_final.rpt 
write_sdf dsp_final.sdf 
write -f verilog -hier -output dsp_final.v 
write_sdc dsp_final.sdc  
 
  




Register Bank Synthesis: 
 
 
  set SYNOPSYS [getenv SYNOPSYS] 
  set STDCELL_LIB "uk65lscllmvbbr_120c25_tc.db" 
 
  set link_force_case "check_reference"; 
  set bus_naming_style "%s\[%d\]" 
  set bus_dimension_separator_style "\]\[" 
  set bus_inference_style "%s\[%d\]" 
   
#************************************************************************** 




   set TOP "dsp_register_full_output" 
   define_design_lib WORK -path "./${TOP}/syn" 
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   read_file -f verilog dsp_register_full_output.v 
#   analyze -format verilog "mod2.v"  
#   elaborate ${TOP} 
   current_design ${TOP} 




#* set variables 
#**************************************************************************
**/ 
set WORST_OP_CONDS WORST 
set BEST_OP_CONDS BEST 
 
 
set DRIVE_CELL BUFM2R 
set ALL_EX_CLK [remove_from_collection [all_inputs] [get_ports *clk*]] 









create_clock -period 3000 -name ref_clk [get_ports clk] 
#create_clock -period 50 -name trgr_clk [get_ports clk_trgr] 









set_input_delay -max 500 -clock ref_clk [get_ports eight_out] 
set_input_delay -max 500 -clock ref_clk [get_ports memory] 
set_input_delay -max 500 -clock ref_clk [get_ports memory_store] 
set_input_delay -max 500 -clock ref_clk [get_ports calibration_complete] 
set_input_delay -max 500 -clock ref_clk [get_ports output_switch] 
set_input_delay -max 500 -clock ref_clk [get_ports reset] 
   
#set_input_delay -max 20 -clock trgr_clk -add_delay [get_ports hld] 
 
 
set_output_delay -max 100 -clock ref_clk [get_ports out1] 
set_output_delay -max 100 -clock ref_clk [get_ports out2] 
set_output_delay -max 100 -clock ref_clk [get_ports out3] 
set_output_delay -max 100 -clock ref_clk [get_ports out4] 
set_output_delay -max 100 -clock ref_clk [get_ports out5] 
set_output_delay -max 100 -clock ref_clk [get_ports out6] 
set_output_delay -max 100 -clock ref_clk [get_ports out7] 
set_output_delay -max 100 -clock ref_clk [get_ports out8] 
set_output_delay -max 100 -clock ref_clk [get_ports out9] 
set_output_delay -max 100 -clock ref_clk [get_ports out10] 
set_output_delay -max 100 -clock ref_clk [get_ports out11] 
set_output_delay -max 100 -clock ref_clk [get_ports out12] 
set_output_delay -max 100 -clock ref_clk [get_ports out13] 
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set_output_delay -max 100 -clock ref_clk [get_ports out14] 
set_output_delay -max 100 -clock ref_clk [get_ports out15] 
set_output_delay -max 100 -clock ref_clk [get_ports out16] 
set_output_delay -max 100 -clock ref_clk [get_ports out17] 
set_output_delay -max 100 -clock ref_clk [get_ports out18] 
set_output_delay -max 100 -clock ref_clk [get_ports out19] 
set_output_delay -max 100 -clock ref_clk [get_ports out20] 
set_output_delay -max 100 -clock ref_clk [get_ports out21] 
set_output_delay -max 100 -clock ref_clk [get_ports out22] 
set_output_delay -max 100 -clock ref_clk [get_ports out23] 
set_output_delay -max 100 -clock ref_clk [get_ports out24] 
set_output_delay -max 100 -clock ref_clk [get_ports out25] 
set_output_delay -max 100 -clock ref_clk [get_ports out26] 
set_output_delay -max 100 -clock ref_clk [get_ports out27] 
set_output_delay -max 100 -clock ref_clk [get_ports out28] 
set_output_delay -max 100 -clock ref_clk [get_ports out29] 
set_output_delay -max 100 -clock ref_clk [get_ports out30] 
set_output_delay -max 100 -clock ref_clk [get_ports out31] 
set_output_delay -max 100 -clock ref_clk [get_ports out32] 
set_output_delay -max 100 -clock ref_clk [get_ports out33] 
set_output_delay -max 100 -clock ref_clk [get_ports out34] 
set_output_delay -max 100 -clock ref_clk [get_ports out35] 
set_output_delay -max 100 -clock ref_clk [get_ports out36] 
set_output_delay -max 100 -clock ref_clk [get_ports out37] 
set_output_delay -max 100 -clock ref_clk [get_ports out38] 
set_output_delay -max 100 -clock ref_clk [get_ports out39] 
set_output_delay -max 100 -clock ref_clk [get_ports out40] 
set_output_delay -max 100 -clock ref_clk [get_ports out41] 
set_output_delay -max 100 -clock ref_clk [get_ports out42] 
set_output_delay -max 100 -clock ref_clk [get_ports out43] 
set_output_delay -max 100 -clock ref_clk [get_ports out44] 
set_output_delay -max 100 -clock ref_clk [get_ports out45] 
set_output_delay -max 100 -clock ref_clk [get_ports out46] 
set_output_delay -max 100 -clock ref_clk [get_ports out47] 
set_output_delay -max 100 -clock ref_clk [get_ports out48] 
set_output_delay -max 100 -clock ref_clk [get_ports out49] 
set_output_delay -max 100 -clock ref_clk [get_ports out50] 
set_output_delay -max 100 -clock ref_clk [get_ports out51] 
set_output_delay -max 100 -clock ref_clk [get_ports out52] 
set_output_delay -max 100 -clock ref_clk [get_ports out53] 
set_output_delay -max 100 -clock ref_clk [get_ports out54] 
set_output_delay -max 100 -clock ref_clk [get_ports out55] 
set_output_delay -max 100 -clock ref_clk [get_ports out56] 
set_output_delay -max 100 -clock ref_clk [get_ports out57] 
set_output_delay -max 100 -clock ref_clk [get_ports out58] 
set_output_delay -max 100 -clock ref_clk [get_ports out59] 
set_output_delay -max 100 -clock ref_clk [get_ports out60] 
set_output_delay -max 100 -clock ref_clk [get_ports out61] 
set_output_delay -max 100 -clock ref_clk [get_ports out62] 
set_output_delay -max 100 -clock ref_clk [get_ports out63] 
set_output_delay -max 100 -clock ref_clk [get_ports out64] 
set_output_delay -max 100 -clock ref_clk [get_ports out65] 
set_output_delay -max 100 -clock ref_clk [get_ports out66] 
set_output_delay -max 100 -clock ref_clk [get_ports out67] 
set_output_delay -max 100 -clock ref_clk [get_ports out68] 
set_output_delay -max 100 -clock ref_clk [get_ports out69] 
set_output_delay -max 100 -clock ref_clk [get_ports out70] 
set_output_delay -max 100 -clock ref_clk [get_ports out71] 
set_output_delay -max 100 -clock ref_clk [get_ports out72] 
set_output_delay -max 100 -clock ref_clk [get_ports out73] 
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set_output_delay -max 100 -clock ref_clk [get_ports out74] 
set_output_delay -max 100 -clock ref_clk [get_ports out75] 
set_output_delay -max 100 -clock ref_clk [get_ports out76] 
set_output_delay -max 100 -clock ref_clk [get_ports out77] 
set_output_delay -max 100 -clock ref_clk [get_ports out78] 
set_output_delay -max 100 -clock ref_clk [get_ports out79] 
set_output_delay -max 100 -clock ref_clk [get_ports out80] 
set_output_delay -max 100 -clock ref_clk [get_ports out81] 
set_output_delay -max 100 -clock ref_clk [get_ports out82] 
set_output_delay -max 100 -clock ref_clk [get_ports out83] 
set_output_delay -max 100 -clock ref_clk [get_ports out84] 
set_output_delay -max 100 -clock ref_clk [get_ports out85] 
set_output_delay -max 100 -clock ref_clk [get_ports out86] 
set_output_delay -max 100 -clock ref_clk [get_ports out87] 
set_output_delay -max 100 -clock ref_clk [get_ports out88] 
set_output_delay -max 100 -clock ref_clk [get_ports out89] 
set_output_delay -max 100 -clock ref_clk [get_ports out90] 
set_output_delay -max 100 -clock ref_clk [get_ports out91] 
set_output_delay -max 100 -clock ref_clk [get_ports out92] 
set_output_delay -max 100 -clock ref_clk [get_ports out93] 
set_output_delay -max 100 -clock ref_clk [get_ports out94] 
set_output_delay -max 100 -clock ref_clk [get_ports out95] 
set_output_delay -max 100 -clock ref_clk [get_ports out96] 
set_output_delay -max 100 -clock ref_clk [get_ports out97] 
set_output_delay -max 100 -clock ref_clk [get_ports out98] 
set_output_delay -max 100 -clock ref_clk [get_ports out99] 
set_output_delay -max 100 -clock ref_clk [get_ports out100] 
set_output_delay -max 100 -clock ref_clk [get_ports out101] 
set_output_delay -max 100 -clock ref_clk [get_ports out102] 
set_output_delay -max 100 -clock ref_clk [get_ports out103] 
set_output_delay -max 100 -clock ref_clk [get_ports out104] 
set_output_delay -max 100 -clock ref_clk [get_ports out105] 
set_output_delay -max 100 -clock ref_clk [get_ports out106] 
set_output_delay -max 100 -clock ref_clk [get_ports out107] 
set_output_delay -max 100 -clock ref_clk [get_ports out108] 
set_output_delay -max 100 -clock ref_clk [get_ports out109] 
set_output_delay -max 100 -clock ref_clk [get_ports out110] 
set_output_delay -max 100 -clock ref_clk [get_ports out111] 
set_output_delay -max 100 -clock ref_clk [get_ports out112] 
set_output_delay -max 100 -clock ref_clk [get_ports out113] 
set_output_delay -max 100 -clock ref_clk [get_ports out114] 
set_output_delay -max 100 -clock ref_clk [get_ports out115] 
set_output_delay -max 100 -clock ref_clk [get_ports out116] 
set_output_delay -max 100 -clock ref_clk [get_ports out117] 
set_output_delay -max 100 -clock ref_clk [get_ports out118] 
set_output_delay -max 100 -clock ref_clk [get_ports out119] 
set_output_delay -max 100 -clock ref_clk [get_ports out120] 
set_output_delay -max 100 -clock ref_clk [get_ports out121] 
set_output_delay -max 100 -clock ref_clk [get_ports out122] 
set_output_delay -max 100 -clock ref_clk [get_ports out123] 
set_output_delay -max 100 -clock ref_clk [get_ports out124] 
set_output_delay -max 100 -clock ref_clk [get_ports out125] 
set_output_delay -max 100 -clock ref_clk [get_ports out126] 
set_output_delay -max 100 -clock ref_clk [get_ports out127] 









set_drive 0 clk* 
set_driving_cell -lib_cell $DRIVE_CELL -pin Z $ALL_EX_CLK 
set_max_capacitance $MAX_INPUT_LOAD $ALL_EX_CLK 
#set_load [expr $MAX_INPUT_LOAD * 3] [all_outputs]  
set_load 0.1 [all_outputs]  








#set_operating_conditions -max $WORST_OP_CONDS  
set_wire_load_mode enclosed 
 
    
#**************************************************************************
** 
#* Synthesize and optimize the design 
#**************************************************************************
**/ 
   set verilogout_no_tri true 
   set_fix_multiple_port_nets -all -buffer_constants  
   set_simple_compile_mode true 





#* Set up holdtime constraint 
#**************************************************************************
**/ 
#set_input_delay -min 0.3 -clock ref_clk $ALL_EX_CLK 
#set_input_delay -min 0.3 -clock trgr_clk $ALL_EX_CLK 
#set_output_delay -min -0.2 -clock ref_clk [all_outputs] 
#set_output_delay -min -0.2 -clock trgr_clk [all_outputs] 
set_max_transition 0.5 $ALL_EX_CLK 
 
 
#fix min violations 
#set_fix_hold [all_clocks] 








#   report_name_rules chrontel_name_rules 
#   change_names -rules chrontel_name_rules -hierarchy -verbose 











   set_simple_compile_mode false 
   ungroup -all -flatten 
  # compile -inc -boundary_optimization 
   compile_ultra -area_high_effort_script -incremental 




#* Write Outputs 
#**************************************************************************
**/ 
   set_dont_touch [current_design] 
 
write -format ddc -hierarchy -output DSP_reg_out_full.ddc 
report_timing > DSP_reg_out_full.rpt 
report_constraints -all_violators > DSP_reg_out_full.rpt 
write_sdf dsp_reg_out_full.sdf 
write -f verilog -hier -output DSP_reg_out_full.v 
write_sdc DSP_reg_out_full.sdc  
 
  





















APPENDIX E: MEASURED SFDR OF CALIBRATED CHIP 
FOR FIRST TAPE-OUT 
 
 
Measure SFDR for tape-out 2 
 
 
 
 
 
 
 
 
 
 
 
